CS/ECE 252: INTRODUCTION TO COMPUTER ENGINEERING

UNIVERSITY OF WISCONSIN—MADISON

Instructor: Rahul Nayar TAs: Annie Lin, Mohit Verma

Examination 4
In Class (50 minutes)
Wednesday, May 3rd, 2017
Weight: 17.5%

NO BOOK(S), NOTE(S), CALCULATORS OR ELECTRONIC DEVICES OF ANY SORT. The exam has eleven pages. You must turn in the pages 1-9. Circle your final answers. Plan your time carefully since some problems are longer than others. Use the blank sides of the exam for scratch work.

LAST NAME:	
FIRST NAME:	
ID#:	

Problem	Maximum Points	Points Earned
1	4	
2	5	
3	5	
4	5	
5	5	
6	4	
7	4	
Total	32	

1. The following LC-3 assembly code contains assembly syntax errors. Identify and fix at least 4 such errors. (4 points)

.ORIG x3000 AND R5, R5, ZER0 LD R5, STRING ADD R5, R5, #32 NEXT BRZ NEXT MAIN LD R4, MAIN SUB R4, R4, #1 ST R4, STRING NEXT HALT .FILL #0 ZER0 .BLKW 4 .BLKW 3 STRING .STRINGZ "ABC" .END

2. a) Fill in the symbol table for following LC-3 assembly code. You may not need to fill all rows. (5 points)

```
.ORIG x3000
     AND R3, R3, #0
     LD R4, VAL1
LOOP BRZ DONE
     JSR INC1
     JSR INC2
DONE ST R3, ANS
     OUT
     HALT
INC1 ADD R3, R3, #1
     RET
INC2 ADD R4, R4, #-1
     RET; Storage area for variables below:
ANS .BLKW #4
          .STRINGZ "CS"
VAL0
VAL1
          .STRINGZ "252"
     .END
```

SYMBOL	Value (in hex)

b) Convert the instruction stored at memory location 0x3006 into binary.

.ORIG x3000	
LD RO, DATA	
ADD R0, R0, #10	
PRINT1 OUT	
AND R0, R0, #0	
ADD R0, R7, R0	
PRINT2 OUT	
HALT	

3. An LC-3 assembly program is given below: (5 points)

- a. What is the output (in hex) after the OUT statement at the symbol PRINT1 finishes execution?
- b. What is the output (in hex) after the OUT statement at the symbol PRINT2 finishes execution? Explain your answer.

c. Complete the following incomplete code snippet that uses the memory-mapped LC-3 registers KBSR and KBDR to take input from the keyboard instead of the GETC instruction. Your code should store the value entered from keyboard in register R1.

(Assume KBSR is mapped to address xFE00 and KBDR is mapped to address xFE02.)

ECHO:			_,	KBSR
		R1,	K	BDR
KBSR	.FILL	xFE00	Э	
KBDR	.FILL	xFE02	2	

DATA .FILL 0xFFFF

4. Short answer questions (5 points)
a. Briefly describe what happens in the linking phase of an assembly program.
b. How are the Display Data Register (DDR) and Display Status Register (DSR) used when TRAP x21 (OUT) is called?
c. What is a service routine in LC-3? Give an example.
d. Briefly describe the difference between synchronous and asynchronous I/O.

5. The following LC-3 assembly code implements a **subroutine**. After taking input, it outputs a lowercase letter (a-z) if the input was uppercase (A-Z), and a "N" otherwise. (5 points)

SUBR GETC

N

```
ADD R5, R0, 0
     NOT R5, R5
     ADD R5, R5, 1
     LD R1, LBOUND
     LD R2, UBOUND
     ADD R3, R5, R2
     BRn PNOT
     ADD R3, R5, R1
     BRp PNOT
     LD R3, DIFF
     ADD R0, R0, R3
     OUT
     BRnzp FINISH
PNOT LD RO, N
     OUT
FINISH RET
UBOUND .FILL x5A ; ASCII value for "Z"
LBOUND .FILL x41; ASCII value for "A"
       .FILL x4E; ASCII value for "N"
DIFF
       .FILL x20
```

a. Is this code able to successfully return? Explain why or why not.

b. Add lines to the code above to make this subroutine **callee-saved**. You should not modify any existing lines. Clearly indicate which lines you have added and where.

6. Examine the code below. You may assume that at the start of the program, all registers are set to 0. (4 points)

```
.ORIG x3000
     GETC
     AND R3, R3, 0
     ADD R3, R3, R0
     LD R1, ONE
     NOT R1, R1
     ADD R1, R1, 1
PRINT LD RO, C
     OUT
     LD RO, A
     OUT
     LD RO, T
     OUT
     ADD R0, R3, R1
     BRz FINISH
     LD RO, S
     OUT
FINISH HALT
     .FILL x63 ; ASCII 'c'
С
     .FILL x61 ; ASCII 'a'
Α
Т
     .FILL x74 ; ASCII 't'
     .FILL x73 ; ASCII 's'
S
     .FILL x31 ; ASCII '1'
ONE
```

- a. If the input is the decimal number "1", what is output on the screen at the end of the program?
- b. OUT only prints out one character at a time. Instead of printing individually, we decide to replace the code stored at memory locations $\mathbf{x3006}$ to $\mathbf{x300B}$ with the following, much shorter block of code:

```
PRINT LD RO, C
PUTS
```

Will this output the same result as a)? Why or why not? **You must explain your answer for credit.**

7. Multiple choice questions	Circle one answer for	or each question.	(4 points)
------------------------------	------------------------------	-------------------	------------

- (i) Which of the following can **not** be used multiple times in a single assembly program?
- a) .FILL
- b) .ORIG
- c) .BLKW
- d) .STRINGZ
- (ii) Assume that a LC-3 processor receives interrupts from 3 I/O devices (A, B and C) simultaneously. The priority levels for the interrupts are given below:
- A) PL4 B) PL2 C) PL6

Assuming that no other interrupts come in, which of the above interrupts is serviced **last**?

- a) A
- b) B
- c) C
- d) Any selected at random
- (iii) Our program begins at memory location x4000. We want to load the value x4020 into R3. Which LC-3 instruction can we use to accomplish this in a **single** line?
- a) LEA
- b) LD
- c) ST
- d) LDI
- (iv) Which register is used to store **input data** after IN is called?
- a) R1
- b) R0
- c) R7
- d) R4

```
LC-3 Instruction Set (Entered by Mark D. Hill on 03/14/2007; last update 03/15/2007)
PC': incremented PC. setcc(): set condition codes N, Z, and P. mem[A]:memory contents at address A.
SEXT(immediate): sign-extend immediate to 16 bits. ZEXT(immediate): zero-extend immediate to 16 bits.
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
+---+---+---+ ADD DR, SR1, SR2 ; Addition
| 0 0 0 1 | DR | SR1 | 0 | 0 0 | SR2 |
+---+---+---+ DR 🛮 SR1 + SR2 also setcc()
     | 0 0 0 1 | DR | SR1 | 1 | imm5 |
.
+---+--+---+ DR [] SR1 + SEXT(imm5) also setcc()
  -+---+---+ AND DR, SR1, SR2; Bit-wise AND
| 0 1 0 1 | DR | SR1 | 0 | 0 0 | SR2 |
+---+---+ DR [] SR1 AND SR2 also setcc()
  | 0 1 0 1 | DR | SR1 | 1 | imm5 |
+---+---+ BRx,label (where x={n,z,p,zp,np,nz,nzp}); Branch
 \mid \theta \quad \theta \quad \theta \quad \mid n \mid z \mid p \mid \qquad \qquad PCoffset9 \qquad \qquad \mid GO \; \square \; \; ((n \; and \; N) \; OR \; (z \; AND \; Z) \; OR \; (p \; AND \; P)) 
+---+--+ if(GO is true) then PC□PC'+ SEXT(PCoffset9)
+---+---+---+ PC [] BaseR
 --+---+---+ JSR label ; Jump to Subroutine
| 0 1 0 0 | 1 | PCoffset11
+---+---+ R7 [] PC', PC [] PC' + SEXT(PCoffset11)
+---+---+---+ LD DR, label ; Load PC-Relative
| 0 0 1 0 | DR | PCoffset9
+---+---+---+ DR [] mem[PC' + SEXT(PCoffset9)] also setcc()
  ---+---+---+ LDI DR, label ; Load Indirect
| 1 0 1 0 | DR | PCoffset9
+---+---+ DR[mem[PC'+SEXT(PCoffset9)]] also setcc()
  | 1 1 1 0 | DR | PCoffset9 |
 +---+---+---+ RET ; Return from Subroutine
+---+---+ RTI ; Return from Interrupt
+---+---+ ST SR, label ; Store PC-Relative
| 0 0 1 1 | SR | PCoffset9 |
 +---+---+ mem[PC' + SEXT(PCoffset9)] [] SR
 | 1 0 1 1 | SR | PCoffset9 |
+---+---+ TRAP ; System Call
+---+---+ R7 [ PC', PC [ mem[ZEXT(trapvect8)]
 -+---+---+---+ ; Unused Opcode
11 1 0 11
.
+---+--+ Initiate illegal opcode exception
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
```

Assembler Directives

Opcode	Operand
.ORIG	address
. END	
.BLKW	n
.FILL	n
.STRINGZ	n-character string

Trap Codes

Code	Equivalent
HALT	TRAP x25
IN	TRAP x23
OUT	TRAP x21
GETC	TRAP x20
PUTS	TRAP x22