Welcome back!

MEMORY: SMALLER PAGE TABLES AND SWAPPING

Shivaram Venkataraman CS 537, Fall 2024

ADMINISTRIVIA

Project 3 is due next week

Code review ~ 10 - 15 min. Post Piazza

Midterm I: Of 15th Practice exams on Canvas Review session in class

AGENDA / LEARNING OUTCOMES

Memory virtualization

What are the challenges with paging ? How we go about addressing them?



How we support virtual mem larger than physical mem? What are mechanisms and policies for this?

RECAP

PROS/CONS OF PAGING

Pros

No external fragmentation

 Any page can be placed in any frame in physical memory

Fast to allocate and free

- Alloc: No searching for suitable free space
- Free: Doesn't have to coalesce with adjacent free space

Cons Additional memory reference VPN-> PPN - MMU stores only bac page table

Storage for page tables may be substantial

- Simple page table: Requires PTE for all pages in address space for every - Entry needed even if page not Aprocess

allocated ?

TLB SUMMARY

Pages are great, but accessing page tables for every memory access is slow Cache recent page translations \rightarrow TLB \frown MMV

MMU performs TLB lookup on every memory access

strongly on workload page TLB performance depends strongly on workload

TLBs increase cost of context switches

- Add ASID to every TLB entry ____ multiple processes Mare the TLB

In different systems, hardware or OS handles TLB misses La know layout of page tables

WHY ARE PAGE TABLES LARGE?

Linear Page Tables





Linear Page Table



MULTILEVEL PAGE TABLES

Creates multiple levels of page tables

Only allocate page tables for pages in use

Allow page table to be allocated non-contiguously

4 pages to store page table

3 pages in pris 2 - level page table Multi-level Page Table PDBR 200 valid valid prot PFN PFN 1 0 1 201 12 PFN 201 PFN 200 rx 13 rx 0 204 100 rw The Page Directory [Page 1 of PT: Not Allocated] Pointers to inner page [Page 2 of PT: Not Allocated] PFN 204 tables 86 rw 1 rw 15 Additional reference

MULTILEVEL TRANSLATION EXAMPLE





EXAMPLE: X86-64 - 64 bit mode



FULL SYSTEM WITH TLBS



INVERTED PAGE TABLE

Only store entries for virtual pages w/ valid physical mappings

Naïve approach:

Search through data structure <ppn, vpn+asid> to find match

Too much time to search entire table

Linear Page table

4 valid entries NPN -> PPN



inverted PPN -> VPN+ ASID

INVERTED PAGE TABLE



QUIZ 7

https://tinyurl.com/cs537-fa24-q7

What problem(s) can be solved by using ASIDs ?

-> TLB flushed across context smitches



For a hardware-managed TLB miss, which of the following statements are true?

-> HW knows page tables are located OS plays no role

For a software-managed TLB miss, which of the following statements are true?

 I 6-bit address space and 4kB page size. Assume the page table is at 0x2000 Each PTE is of 4 bytes. No TLB 		0x200C first mem access 0x9000 second
VPN:0	0x0	Ly load
2 men access instr fetch	0x0	Virtual Addresses 0x3000: load 0x5320, %eax
2 mem access bad PageTable	0x1	0x3004: load 0x4004, %ebx
= 4	0x9	0x3008: mul %ecx, %eax, %ebx 0x300C: store %ebx. 0x5324
1400 + 2 = 4 7	0x7	0x3010: load 0x5328, %ebx
Juit 2: 2 18 !	0x8	
Inst 3 = 2 + 0 = -	0	
Tost 4 = 2+2 = 4		
$T_{rest} = 2 + 2 = 4$ VPN:15	0	

I6-bit address space and 4kB page size. Assume the page table is at 0x2000 Each PTE is of 4 bytes. With 5 entry TLB	_	$TLB \rightarrow 0x3 \rightarrow 0x9 \\ 0x5 \rightarrow 0x8$
VPN:0	0x0	$0 \times 4 \rightarrow 0 \times 7$
Inst-1: 2+2	0x0	Virtual Addresses 0x3000: load 0x5320, %eax
~ 4 PageTable	0x1	0x3004: load 0x4004, %ebx
Inst 2: TLB hit	0x9 .	0x3008: mul %ecx, %eax, %ebx 0x300C: store %ebx, 0x5324
1 + 2 = 12	0x7 .	0x3010: load 0x5328, %ebx
	0x8	
Tust 3 ; I	0	
Int 4: 1 +1 = =	:	
Int 5 : 1 + = 2 VPN:15	0	

1024 pages 32 entries Assume 4KB pages = 1024 integers

32 TLB entries and only accerning

~500K integers

Assume 2MB pages 32 TLB entries Miss rate of TLB: #TLB misses / #TLB lookups

EFFECT OF PAGE SIZE page -> 32 entries

#TLB lookups? number of accesses to a = 1 M lookups

Chance of a TLB miss? $1 - \frac{32}{1024}$ = TLB hit = $\frac{32}{1024}$ = $\frac{122}{1024}$ = $\frac{122}{1024}$

#TLB lookups? number of accesses to a =

Chance of a TLB miss? = 2 pages = 2 m for array a

2 misses for entire Pages boop TLB Miss

Large

LARGE PAGES (HUGE PAGES)

internal fragmentation

TLB reach: how much memory can be accessed without a TLB miss?

```
1000 entries 4KB pages \rightarrow 4MB
```

```
Large pages 1000 entries, 2MB pages \rightarrow 2GB!
```

How to use?

- Programmer requested: mmap(MAP_HUGE) returns huge pages
- Transparent Huge Pages (THP, in Linux)
 - OS uses huge pages when available for > 2MB allocations

» pages for allo-i > 2MB

TRANSLATING LARGE PAGES

HugePages saves TLB entries. But how does it affect page translation?

4KB pages: 4 levels \rightarrow 4 memory accesses

47 - 39	38-30	29-21	21-12	11-0
Page Map Lvl 4 (9 bits)	Page Pointer Dir. (9 bits)	Page directory (9 bits)	Page table (9 bits)	offset (12 bits)
		•		

2MB pages: 3 level - 3 mem access for address translation

Page Map Lvl 4 Page	e Pointer Dir.	Page Directory	page offset (21 bits)
		(0103)	

x 86-64 = 48 bits Virtual addr



SUMMARY: BETTER PAGE TABLES

Problem: Simple linear page tables require too much contiguous memory

Many options for efficiently organizing page tables

If OS traps on TLB miss, OS can use any data structure

- Inverted page tables (hashing)

If Hardware handles TLB miss, page tables must follow specific format

- Multi-level page tables used in x86 architecture
- Each page table fits within a page

Large pages can reduce TLB use and number of accesses for translation

SWAPPING

MOTIVATION

OS goal: Support processes when not enough physical memory

- Single process with very large address space
- Multiple processes with combined address spaces

User code should be independent of amount of physical memory

- Correctness, if not performance

Virtual memory: OS provides illusion of more physical memory Why does this work?

 Relies on key properties of user processes (workload) and machine architecture (hardware)



Virtual Memory



LOCALITY OF REFERENCE

Leverage locality of reference within processes

- Spatial: reference memory addresses **near** previously referenced addresses
- Temporal: reference memory addresses that have referenced in the past
- Processes spend majority of time in small portion of code
 - Estimate: 90% of time in 10% of code

Implication:

- Process only uses small amount of address space at any moment
- Only small amount of address space must be resident in physical memory

MEMORY HIERARCHY

Leverage memory hierarchy of machine architecture Each layer acts as "backing store" for layer above



SWAPPING INTUITION

Idea: OS keeps unreferenced pages on disk

- Slower, cheaper backing store than memory

Process can run when not all pages are loaded into main memory OS and hardware cooperate to make large disk seem like memory

- Same behavior as if all of address space in main memory

Requirements:

- OS must have mechanism to identify location of each page in address space → in memory or on disk
- OS must have **policy** to determine which pages live in memory and which on disk

VIRTUAL ADDRESS SPACE MECHANISMS

Each page in virtual address space maps to one of three locations:

- Physical main memory: Small, fast, expensive
- Disk (backing store): Large, slow, cheap
- Nothing (error): Free
- Extend page tables with an extra bit: present
 - permissions (r/w), valid, present
 - Page in memory: present bit set in PTE
 - Page on disk: present bit cleared
 - PTE points to block on disk
 - Causes trap into OS when page is referenced
 - Trap: page fault



PFN	valid	prot	present
10	1	'r-x	<u>'</u>
-	Q	-	-
23		rw-	0
-	0	-	-
-	0	-	-
-	0	-	-
-	0	-	-
-	0 0	-	-
-	0	-	-
-	0	-	-
20	U I	-	ō
20 1	1		U
4		rw-	1

What if access vpn 0xb?

VIRTUAL MEMORY MECHANISMS

First, hardware checks TLB for virtual address

- if TLB hit, address translation is done; page in physical memory

Else

- Hardware or OS walk page tables

...

 If PTE designates page is present, then page in physical memory (i.e., present bit is cleared)

Else

- Trap into OS (not handled by hardware)
- OS selects victim page in memory to replace
 - Write victim page out to disk if modified (use dirty bit in PTE)
- OS reads referenced page from disk into memory
- Page table is updated, present bit is set
- Process continues execution

SWAPPING POLICIES

Goal: Minimize number of page faults

- Page faults require milliseconds to handle (reading from disk)
- Implication: Plenty of time for OS to make good decision
- OS has two decisions
 - Page selection

When should a page (or pages) on disk be brought into memory?

- Page replacement

Which resident page (or pages) in memory should be thrown out to disk?

NEXT STEPS

Project 3: Due soon!