Welcome back!

MEMORY: TLBS, SMALLER PAGETABLES

Shivaram Venkataraman CS 537, Fall 2024

ADMINISTRIVIA

- Project 3 in progress
- Discussion? -> gitlab repo La example lode snippets
- Midterm I

L) Oct 15 m

AGENDA / LEARNING OUTCOMES


Memory virtualization

What are the challenges with paging?

How we go about addressing them?

RECAP

PAGING



PAGING TRANSLATION STEPS

0000 0000

For each mem reference:

14 bit addresses

Assume PT is at phys addr 0x5000

Assume PTE's are 4 bytes

Assume 4KB pages – 12 bit offset

2. calculate addr of **PTE** (page table entry)

I. extract **VPN** (virt page num) from **VA** (virt addr)

3. read **PTE** from memory

4 0x5000 + 1×4

Simplified view of page table

Physical Address

- 4. extract **PFN** (page frame num)
- 5. build **PA** (phys addr)
- 6. read contents of **PA** from memory

Page lize log (Page Size)

Lita 0000 0001 (2)

READ 0x1100

PROS/CONS OF PAGING

Pros

No external fragmentation

Any page can be placed in any frame in physical memory

Fast to allocate and free

- Alloc: No searching for suitable free space
- Free: Doesn't have to coalesce with adjacent free space

Cons

load VA

Ly Trigger 2

Loads Phy Mem


Additional memory reference

- MMU stores only base address of page table

Storage for page tables may be substantial


- Simple page table: Requires PTE for all pages in address space
- Entry needed even if page not allocated?

STRATEGY: CACHE PAGE TRANSLATIONS



Hardware will search the entire TLB in parallel

TLB ACCESSES: SEQUENTIAL EXAMPLE .



TLB: POLICIES

How to we replace entries in the TLB?


How do we handle context switches?

WORKLOAD ACCESS PATTERNS

Workload A

```
int sum = 0;
for (i=0; i<2048; i++) {
    sum += a[i];
}

sequentially iterating
    over an array</pre>
```




Workload B

```
0, 24, 31, 7, 120
int sum = 0;
srand(1234);
for (i=0; i<1000; i++) {
   sum += a[rand() % N];
srand(1234);
for (i=0; i<1000; i++) {
   sum += a[rand() % N];
```

locality


WORKLOAD ACCESS PATTERNS





TLB REPLACEMENT POLICIES


tranlation

LRU: evict Least-Recently Used TLB slot when needed









Workload repeatedly accesses same offset (0x01) across 5 pages (strided access), but only 4 TLB entries

What will TLB contents be over time? How will TLB perform?

every access leads to

TLB REPLACEMENT POLICIES

LRU: evict Least-Recently Used TLB slot when needed

Random: Evict randomly chosen entry


Sometimes random is better than a "smart" policy!

CONTEXT SWITCHES

What happens if a process uses cached TLB entries from another process?

- I. Flush TLB on each switch → Mark all extries as invalid Costly → lose all recently cached translations
- 2. Track which entries are for which process
 - Address Space Identifier ~ Process ID
 - Tag each TLB entry with an 8-bit ASID

TLB EXAMPLE WITH ASID



TLB PERFORMANCE

Context switches are expensive Even with ASID, other processes "pollute" TLB

Architectures can have multiple TLBs

- I TLB for data, I TLB for instructions
- I TLB for regular pages, I TLB for "super pages"

HW AND OS ROLES

If H/W handles TLB Miss

CPU must know where pagetables are

- CR3 register on x86
- Pagetable structure fixed and agreed upon between HW and OS
- HW "walks" the pagetable and fills TLB

If OS handles TLB Miss:

"Software-managed TLB"

- CPU traps into OS upon TLB miss.
- Advantage. OS interprets pagetables as it chooses
 - Modify TLB entries with privileged instruction

points to where PT is in Phy mem

PPN

TLB miss hardling more expensive

TLB SUMMARY

LRV

Pages are great, but accessing page tables for every memory access is slow Cache recent page translations \rightarrow TLB

MMU performs TLB lookup on every memory access

TLB performance depends strongly on workload

- Sequential workloads perform well
- Workloads with temporal locality can perform well

In different systems, hardware or OS handles TLB misses

TLBs increase cost of context switches

- Flush TLB on every context switch
- Add ASID to every TLB entry

DISADVANTAGES OF PAGING

Additional memory reference to page table → Very inefficient

- Page table must be stored in memory
- MMU stores only base address of page table

Storage for page tables may be substantial

Simple page table: Requires PTE for all pages in address space
 Entry needed even if page not allocated ?

QUIZ 6

https://tinyurl.com/cs537-fa24-q6

Consider a 32-bit address space with 4 KB pages.

Bits to represent the offset within a page?

12 bit

Number of virtual pages?

2


invalid as PTE start with D Virtual Address: 0x164c valid PPN=0; 064c Virtual Address: 0x384d Valid PPN= a , a84d

2 bits VPN 12 bits = 4K Page


Virtual Address: 0x0837

SMALLER PAGE TABLES

WHY ARE PAGE TABLES SO LARGE?



MANY INVALID PT ENTRIES



AVOID SIMPLE LINEAR PAGE TABLES?

Use more complex page tables, instead of just big array

Any data structure is possible with software-managed TLB

— Hardware looks for vpn in TLB on every memory access

Managed TLB

Indiana data

**India



- If TLB does not contain vpn, TLB miss
 - Trap into OS and let OS find vpn->ppn translation
 - OS notifies TLB of vpn->ppn for future accesses

OTHER APPROACHES

- I. Multi-level Pagetables
 - Page the page tables
 - Page the pagetables of page tables...
- 2. Inverted Pagetables

MULTILEVEL PAGE TABLES

Goal: Allow page table to be allocated non-contiguously

4MB

Idea: Page the page tables

- Creates multiple levels of page tables; outer level "page directory"


Only allocate page tables for pages in use

Used in x86 architectures (hardware can walk known structure)

Page Directory

MULTILEVEL PAGE TABLES

pren: 8 bits VPN



ADDRESS FORMAT FOR MULTILEVEL PAGING

30-bit address:

bits


outer page (8)

inner page (10)

page offset (12 bits)

How should logical address be structured? How many bits for each paging level? Goal?

- Each inner page table fits within a page
- PTE size * number PTE = page size
 Assume PTE size = 4 bytes
 Page size = 2^12 bytes = 4KB
- → # bits for selecting inner page = 10 lits



Remaining bits for outer page:

$$-30 - 12 - 10 = 8$$
 bits

MULTILEVEL TRANSLATION EXAMPLE

page	directory
------	-----------

0.90 0	
PPN	valid
0×3	I
-	0
-	0
-	0
-	0
-	0
-	0
-	0
_	0
-	
-	0
-	0
_	0
-	0
0×92	1

PPN	valid	
0×10	I	
0×23	1	
-	0	
-	0	
0×80	I	
0×59	I	
-	0	
-	0	
-	0	
-	0	
-	0	
-	0	
-	0	
-	0	
_	0	

page of PT (@PPN:0x92)

PPN	valid	
-	0	translate 0x01ABC
-	0	
-	0	
-	0	
-	0	
-	0	
-	0	
-	0	
-	0	
-	0	
-	0	
-	0	
-	0	
0×55	Ī	
0×45	1	

20-bit address:

outer page(4 bits)	inner page(4 bits)	page offset (12 bits)
--------------------	--------------------	-----------------------


PROBLEM WITH 2 LEVELS?

Problem: page directories (outer level) may not fit in a page



Solution:

- Split page directories into pieces
- Use another page dir to refer to the page dir pieces.



How large is virtual address space with 4 KB pages, 4 byte PTEs, (each page table fits in page) 4KB / 4 bytes → IK entries per level

- I level:
- 2 levels:
- 3 levels:

FULL SYSTEM WITH TLBS

On TLB miss: lookups with more levels more expensive

Assume 3-level page table
Assume 256-byte pages
Assume 16-bit addresses
Assume ASID of current process is 211

ASID	VPN	PFN	Valid
211	0xbb	0x91	Ι
211	0xff	0x23	Ι
122	0×05	0x91	Ι
211	0×05	0x12	0

How many physical accesses for each instruction? (Ignore ops changing TLB)

(a) 0xAA10: movl 0x1111, %edi

(b) 0xBB13: addl \$0x3, %edi

(c) 0x0519: movl %edi, 0xFF10

INVERTED PAGE TABLE

Only store entries for virtual pages w/ valid physical mappings Naïve approach:

Search through data structure <ppn, vpn+asid> to find match Too much time to search entire table

Better:

Find possible matches entries by hashing vpn+asid Smaller number of entries to search for exact match

Managing inverted page table requires software-controlled TLB

SUMMARY: BETTER PAGE TABLES

Problem: Simple linear page tables require too much contiguous memory

Many options for efficiently organizing page tables

If OS traps on TLB miss, OS can use any data structure

Inverted page tables (hashing)

If Hardware handles TLB miss, page tables must follow specific format

- Multi-level page tables used in x86 architecture
- Each page table fits within a page

NEXT STEPS

Project 3: In progress

Next class: Swapping!