MEMORY VIRTUALIZATION

Shivaram Venkataraman CS 537, Spring 2019

ADMINISTRIVIA

- Project Ib is due Friday
- Project I a grades later today

- New office hour schedule posted on Piazza
- Last call for midterm makeup requests (email or Piazza)

AGENDA / LEARNING OUTCOMES


Memory virtualization

What are main techniques to virtualize memory?

What are their benefits and shortcomings?

RECAP

SHIVARAM'S HOMEWORK



MEMORY VIRTUALIZATION


Transparency: Process is unaware of sharing

Protection: Cannot corrupt OS or other process memory

Efficiency: Do not waste memory or slow down processes

Sharing: Enable sharing between cooperating processes

ABSTRACTION: ADDRESS SPACE




MEMORY VIRTUALIZATION: MECHANISMS

HOW TO VIRTUALIZE MEMORY


Problem: How to run multiple processes simultaneously? Addresses are "hardcoded" into process binaries How to avoid collisions?

Possible Solutions for Mechanisms (covered today):

- I. Time Sharing
- 2. Static Relocation
- 3. Base
- 4. Base+Bounds



TIME SHARE MEMORY: EXAMPLE



TIME SHARE MEMORY: EXAMPLE

PROBLEMS WITH TIME SHARING?


Ridiculously poor performance

Better Alternative: space sharing!


At same time, space of memory is divided across processes Remainder of solutions all use space sharing

2) STATIC RELOCATION

Idea: OS rewrites each program before loading it as a process in memory Each rewrite for different process uses different addresses and pointers Change jumps, loads of static data



STATIC: LAYOUT IN MEMORY



STATIC RELOCATION: DISADVANTAGES

No protection

- Process can destroy OS or other processes
- No privacy

Cannot move address space after it has been placed

- May not be able to allocate new process


3) DYNAMIC RELOCATION

Goal: Protect processes from one another Requires hardware support

- Memory Management Unit (MMU)

MMU dynamically changes process address at every memory reference

- Process generates logical or virtual addresses (in their address space)
- Memory hardware uses physical or real addresses



HARDWARE SUPPORT FOR DYNAMIC RELOCATION

Two operating modes

Privileged (protected, kernel) mode: OS runs

- When enter OS (trap, system calls, interrupts, exceptions)
- Allows certain instructions to be executed

- Can manipulate contents of MMU


Allows OS to access all of physical memory

User mode: User processes run

• Perform translation of logical address to physical address

IMPLEMENTATION OF DYNAMIC RELOCATION: BASE REG

Translation on every memory access of user process MMU adds base register to logical address to form physical address




MMU

DYNAMIC RELOCATION WITH BASE REGISTER


Translate virtual addresses to physical by adding a fixed offset each time. Store offset in base register

Each process has different value in base register Dynamic relocation by changing value of base register!



Virtual P1: load 100, R1 P2: load 100, R1 P2: load 1000, R1 P1: load 1000, R1

VISUAL EXAMPLE OF DYNAMIC RELOCATION: BASE REGISTER



Virtual

P1: load 100, R1

P2: load 100, R1

P2: load 1000, R1

PI: load 1000, R1

VISUAL EXAMPLE OF DYNAMIC RELOCATION: BASE REGISTER

QUIZ: WHO CONTROLS THE BASE REGISTER?

What entity should do translation of addresses with base register? (1) process, (2) OS, or (3) HW

What entity should modify the base register? (1) process, (2) OS, or (3) HW



Virtual	Physical	
P1: load 100, R1	load 1124, R1	
P2: load 100, R1	load 4196, R1	
P2: load 1000, R1	load 5196, R1	
P1: load 100, R1	load 2024, R I	

Can P2 hurt P1? Can P1 hurt P2?

How well does dynamic relocation do with base register for protection?



Virtual	Physical	
P1: load 100, R1	load 1124, R1	
P2: load 100, R1	load 4196, R1	
P2: load 1000, R1	load 5196, R1	
P1: load 100, R1	load 2024, R I	
PI: store 3072, RI	store 4096 , R I	(3072 + 1024)

Can P2 hurt P1? Can P1 hurt P2?

How well does dynamic relocation do with base register for protection?

4) DYNAMIC WITH BASE+BOUNDS

Idea: limit the address space with a bounds register

Base register: smallest physical addr (or starting location) Bounds register: size of this process's virtual address space


- Sometimes defined as largest physical address (base + size)


OS kills process if process loads/stores beyond bounds


IMPLEMENTATION OF BASE+BOUNDS


Translation on every memory access of user process


- MMU compares logical address to bounds register if logical address is greater, then generate error
- MMU adds base register to logical address to form physical address











base register

bounds register



 Virtual
 Pi

 P1: load 100, R1
 load

 P2: load 100, R1
 load

 P2: load 1000, R1
 load

 P1: load 100, R1
 load

 P1: load 100, R1
 load

 P1: store 3072, R1
 load

Can PI hurt P2?

Physical load 1124, R1 load 4196, R1 load 5196, R1 load 2024, R1

MANAGING PROCESSES WITH BASE AND BOUNDS

Context-switch: Add base and bounds registers to PCB Steps

- Change to privileged mode
- Save base and bounds registers of old process
- Load base and bounds registers of new process
- Change to user mode and jump to new process

Protection requirement

- User process cannot change base and bounds registers
- User process cannot change to privileged mode

BASE AND BOUNDS ADVANTAGES

Provides protection (both read and write) across address spaces Supports dynamic relocation

Can place process at different locations initially and also move address spaces


Simple, inexpensive implementation Few registers, little logic in MMU Fast

Add and compare in parallel

BASE AND BOUNDS DISADVANTAGES

Disadvantages

- Each process must be allocated contiguously in physical memory Must allocate memory that may not be used by process
- No partial sharing: Cannot share limited parts of address space




5) SEGMENTATION

Divide address space into logical segments

 Each segment corresponds to logical entity in address space (code, stack, heap)

Each segment has separate base + bounds register



0

SEGMENTED ADDRESSING

Process now specifies segment and offset within segment

How does process designate a particular segment?

- Use part of logical address
 - Top bits of logical address select segment
 - Low bits of logical address select offset within segment

What if small address space, not enough bits?

- Implicitly by type of memory reference
- Special registers

SEGMENTATION IMPLEMENTATION


MMU contains Segment Table (per process)

- Each segment has own base and bounds, protection bits
- Example: 14 bit logical address, 4 segments;

How many bits	Segment	Base	Bounds	R W	
for segment?	0	0x2000	0x6ff	1 0	r
How many bits	1	0x0000	0x4ff	1 1	
for offset?	2	0x3000	0xfff	1 1	
	3	0x0000	0x000	0 0	


remember: I hex digit \rightarrow 4 bits

VISUAL INTERPRETATION



Virtual (hex) load 0x2010, R1 Physical

Segment numbers: 0: code+data 1: heap 2: stack



Virtual (hex) load 0x2010, R1 Physical 0x1600 + 0x010 = 0x1610

Segment numbers: 0: code+data 1: heap 2: stack



 Virtual
 Physical

 load 0x2010, R1
 0x1600 + 0x010 = 0x1610

 load 0x1010, R1
 load 0x1100, R1

Segment numbers: 0: code+data 1: heap 2: stack

QUIZ: ADDRESS TRANSLATIONS WITH SEGMENTATION

Segment	Base	Bounds	RW
0	0x2000	0x6ff	10
1	0x0000	0x4ff	1 1
2	0x3000	0xfff	1 1
3	0x0000	0x000	00

Remember: I hex digit \rightarrow 4 bits

Translate logical (in hex) to physical


0x0240:

0x1108:

0x265c:

0x3002:

HOW DO STACKS GROW ?



Stack goes 16K \rightarrow 12K, in physical memory is 28K \rightarrow 24K Segment base is at 28K

Virtual address $0x_3C00 = 15K$ \rightarrow top 2 bits (0x3) segment ref, offset is 0xC00 = 3KHow do we make CPU translate that ?

Negative offset = subtract max segment from offset = 3K - 4K = -1KAdd to base = 28K - 1K = 27K

HOW DOES THIS LOOK IN X86

Stack Segment (SS): Pointer to the stack Code Segment (CS): Pointer to the code Data Segment (DS): Pointer to the data

Extra Segment (ES): Pointer to extra data F Segment (FS): Pointer to more extra data G Segment (GS). Pointer to still more extra data

ADVANTAGES OF SEGMENTATION

Enables sparse allocation of address space

Stack and heap can grow independently

- Heap: If no data on free list, dynamic memory allocator requests more from OS (e.g., UNIX: malloc calls sbrk())
- Stack: OS recognizes reference outside legal segment, extends stack implicitly

Different protection for different segments

- Enables sharing of selected segments
- Read-only status for code

Supports dynamic relocation of each segment

DISADVANTAGES OF SEGMENTATION


Each segment must be allocated contiguously

May not have sufficient physical memory for large segments? 16

External Fragmentation

Not Compacted 0KB 8KB **Operating System** 16KB (not in use) 24KB Allocated 32KB (not in use) Allocated 40KB **48KB** (not in use) **56KB** Allocated 64KB

FRAGMENTATION



NEXT STEPS

Project Ib: Due Friday, Feb 8th

Next class: Paging, TLBs and more!