# MEMORY: PAGING ANDTLBS 

Shivaram Venkataraman
CS 537, Spring 2023

ADMINISTRIVIA

- Project 2 done!
- Project 3 is out! Start early?
$\longrightarrow$ Discussion $\rightarrow$ notes, example code
$\rightarrow$ More time $\rightarrow$ More work?


## AGENDA / LEARNING OUTCOMES

Memory virtualization
What is paging and how does it work?
What are some of the challenges in implementing paging?

RECAP

## MEMORY VIRTUALIZATION

Transparency: Process is unaware of sharing

Protection: Cannot corrupt OS or other process memory

Efficiency: Do not waste memory or slow down processes

Sharing: Enable sharing between cooperating processes

## RECAP: WHAT IS IN ADDRESS SPACE?



## REVIEW: SEGMENTATION

Divide address space into logical segments

Each segment corresponds to logical entity in address space (code, stack, heap)


Each segment has separate base + bounds register

How does process designate a particular segment?

- Top bits of logical address select segment

6 -bit address


- Low bits of logical address select offset within segment

EXAMPLE: SEGMENTATION
Code $\longrightarrow 12$ bits of offset
$0 x 010:$ move 0x1100, \%e di
2 bits segment number
\%rip: $0 \times 0010$

| Seg | Base | Bounds |
| :---: | :---: | :---: |
| $\rightarrow 0$ | $0 \times 4000$ | 0xfff |
| $>1$ | $0 \times 5800$ | 0xff |
| 2 | $0 \times 6800$ | $0 \times 7 \mathrm{ff}$ |

I. Fetch instruction at logical addr $0 \times 0010$

$$
\text { Physical addr: } \begin{aligned}
& 0 \times 4000+0 \times 0010 \\
= & 0 \times 4010
\end{aligned}
$$

2. Exec, load from logical addr $0 \times 1100$

Physical add: $0 \times 5800+0 \times 0100$

$$
=0 \times 5900
$$

14 bit address

12 bits offset

QUIZ 8 !

| Segment | Base | Bounds | R W |
| :---: | :---: | :---: | :---: |
| 0 | 0x2000 | 0x6ff | 10 |
| 1 | 0x0000 | 0x4ff | 11 |
| 2 | $0 \times 3000$ | 0xfff | 11 |
| 3 | $0 \times 0000$ | $0 \times 000$ | 00 |
| Remember: <br> I hex digit $\rightarrow 4$ bits |  | $0 \times$ | (1) |

Translate logical (in hex) to physical

$$
0 \times 0240: \quad 0 \times 2240
$$

0xII08: $0 \times 0108$
$0 \times 265 \mathrm{c}: \quad 0 \times 365 \mathrm{c}$
0×3002: Fails!

## HOW DOES THIS LOOK IN X86

Stack Segment (SS): Pointer to the stack
Code Segment ( $\overline{(\mathrm{CS}})$ : Pointer to the code
Data Segment (DS): Pointer to the data

Extra Segment (ES): Pointer to extra data
F Segment (FS): Pointer to more extra data
G Segment (GS): Pointer to still more extra data

## NOTE: HOW DO STACKS GROW?



## ADVANTAGES OF SEGMENTATION

Stack and heap can grow independently

- Heap: If no data on free list, dynamic memory allocator requests more from OS (e.g., UNIX: malloc calls sbrk())
- Stack: OS recognizes reference outside legal segment, extends stack implicitly

Different protection for different segments

- Enables sharing of selected segments
- Read-only status for code

Supports dynamic relocation of each segment

## DISADVANTAGES OF SEGMENTATION

Each segment must be allocated contiguously


## PAGING

## PAGING

Goal: Eliminate requirement that address space is contiguous Eliminate external fragmentation Grow segments as needed

Idea:
Divide address spaces and physical memory into fixed-sized pages

Size: $2^{\text {n }}$, Example: 4KB


## TRANSLATION OF PAGE ADDRESSES

How to translate logical address to physical address?

- High-order bits of address designate page number
- Low-order bits of address designate offset within page



32 bits
Logical address

Physical address

No addition needed; just append bits correctly!

ADDRESS FORMAT

Given known page size, how many bits are needed in address to specify offset in page?

|  |  |  |
| :---: | :---: | :---: |
| $\log _{2}($ Page size $)=$ bits | Page Size | Low Bits (offset) |
| $2^{\text {bits }}=$ Page size | 16 bytes | 4 |
|  | 1 KB | 10 |
|  | I MB |  |
|  | 512 bytes |  |
|  | 4 KB | 9 |
|  | 12 |  |

## ADDRESS FORMAT

Given number of bits in virtual address and bits for offset, how many bits for virtual page number?

| Page Size | Low Bits(offset) | Virt Addr <br> Total Bits | High Bits(vpn) |
| :---: | :---: | :---: | :---: |
| $\frac{16 \text { bytes }}{\text { I KB }}$ | 4 | $\frac{10}{20}$ | 6 |
| I MB | 10 | 20 | 10 |
| 512 bytes | 20 | 32 | 12 |
| 4 KB | 9 | 16 | 7 |
|  | 12 | 32 | 20 |

## ADDRESS FORMAT



Given number of bits for vpn, how many virtual pages can there be in an address space?

| Page Size | Low Bits (offset) | Virt Addr Bits | High Bits (vpn) | Virt Pages |
| :---: | :---: | :---: | :---: | :--- |
| I6 bytes | 4 | 10 | 6 | $2^{6}=64$ |
| I KB | 10 | 20 | 10 | $2^{16}=$ |
| I MB | 20 | 32 | 12 | $2^{12}$ |
| 512 bytes | 9 | 16 | 7 | $2^{7}$ |
| 4 KB | 12 | 32 | 20 | $2^{20}$ |

## VIRTUAL $\rightarrow$ PHYSICAL PAGE MAPPING

Number of bits in virtual address
need not equal
number of bits in physical address


How should OS translate VPN to PPN?

PAGETABLES
VPN
What is a good data structure ?
Simple solution: Linear page table aka array
$P T=64$ virtual pages $\Rightarrow 64$ entries array
PT $[0] \rightarrow$ physical address fir virtual page zero


Page Table Entry

## PER-PROCESS PAGETABLE



## FILL IN PAGETABLE



## Description

I. one process uses RAM at a time
2. rewrite code and addresses before running
3. add per-process starting location to virt addr to obtain phys addr
4. dynamic approach that verifies address is in valid range
5. several base+bound pairs per process

Name of approach

$$
\begin{aligned}
& \text { Time Sharing } \\
& \text { Static reloction } \\
& \text { Base } \leftarrow \text { Dynamically wring MMV } \\
& \text { Base + bounds } \\
& \text { Segmentation }
\end{aligned}
$$

QUIZ: HOW BIG IS A PAGETABLE?
Page Table Entry
Consider a 32-bit address space with 4 KB pages. Assume each PTE is 4 bytes

How many bits do we need to represent the offset within a page?

$$
12 \text { pits }
$$

How many virtual pages will we have in this case?

$$
2^{20}=\text { mum of virtual page }
$$

What will be the overall size of the page table?


$$
2^{20} \times 4 \text { bytes }=2^{22} \text { bytes }=4 \mathrm{MB}
$$

WHERE ARE PAGETABLES STORED?

Implication: Store each page table in memory
Hardware finds page table base with register (e.g., CR3 on x86)

What happens on a context-switch?
Change contents of page table base register to newly scheduled process Save old page table base register in PCB of descheduled process $C R 3 \leftarrow 0 \times 5000$ when $P_{2}$ is selected

## OTHER PAGETABLE INFO

What other info is in pagetable entries besides translation?

- valid bit
- protection bits
- present bit (needed later)
- reference bit (needed later)
- dirty bit (needed later)

Pagetable entries are just bits stored in memory

- Agreement between HW and OS about interpretation


## MEMORY ACCESSES WITH PAGING

14 bit addresses $\rightarrow 2$ bits for VPN 0x0010: move 0x1100, \%e di

Assume PT is at phys addr $0 \times 5000$ Assume PTE's are 4 bytes Assume 4KB pages $\leftarrow$ How many bits for offset? 12
$0 \times 5000$

|  |  |
| :--- | ---: |
|  | 2 |
|  | 2 |
| Simplified view | 0 |
|  | 0 |
|  | 80 |
|  | 99 |
|  |  |

Fetch instruction at logical add $0 \times 0010$
Access page table to get ppr for vp 0
Mem ref I: $0 \times 5000 \leftarrow$ get PTE
vp NO
Learn ven 0 is at jpn $\quad 2$
Fetch instruction at $\underline{0 \times 2010(M e m ~ r e f ~ 2) ~}$
Two steps

- Fetch PTE for VPN
- Append PPN and offset


## MEMORY ACCESSES WITH PAGING

14 bit addresses
0x0010: movl 0x1100, \%edi

Assume PT is at phys addr $0 \times 5000$ Assume PTE's are 4 bytes Assume 4KB pages
How many bits for offset? 12
$0 \times 5000$


## Exec, load from logical addr 0×1100

Access page table to get ppn for vpn I
Mem ref 3: $0 \times 5004$
Learn vpn I is at ppn
Movl from $\qquad$ into reg (Mem ref 4)

$$
0 \times 0100
$$



## MEMORY ACCESSES WITH PAGING

14 bit addresses
0x0010: movl 0x1100, \%edi

Assume PT is at phys addr $0 \times 5000$ Assume PTE's are 4 bytes
Assume 4KB pages
How many bits for offset? 12

|  | 2 |
| :--- | ---: |
|  |  |
| Simplified view | 0 |
| of page table | 80 |
|  | 99 |
|  |  |

Fetch instruction at logical addr $0 \times 0010$
Access page table to get ppn for vpn 0
Mem ref I: $\qquad$ $0 \times 5000$ $\qquad$
Learn vpn 0 is at ppn 2
Fetch instruction at __0×2010__(Mem ref 2)

Exec, load from logical addr 0xII00
Access page table to get ppn for vpn I
Mem ref 3 $\qquad$ 0×5004 $\qquad$
Learn vpn I is at ppn 0
Movl from $\qquad$ $0 \times 0100$ $\qquad$ into reg (Mem ref 4)

## PROS/CONS OF PAGING

No external fragmentation
Any page can be placed in any frame in physical memory

Fast to allocate and free

- Alloc: No searching for suitable free space
- Free: Doesn't have to coalesce with adjacent free space


Internal fragmentation

- Page size may not match process needs
- Wasted memory grows with larger pages

Additional memory reference to page table $\rightarrow$

- Page table must be stored in memory
- MMU stores only base address of page table

Storage for page tables may be substantial

- Requires PTE for all pages in address space
- Entry needed even if page not allocated?


## SUMMARY: PAGE TRANSLATION STEPS

For each mem reference:
Given VA
I. extract VPN (virt page num) from VA (virt addr)
2. calculate addr of PTE (page table entry)
3. read PTE from memory $\rightarrow$ Go to DRAM
4. extract PFN (page frame num)
5. build PA (phys addr)
6. read contents of PA from memory into register

Which steps are expensive?

## EXAMPLE: ARRAY ITERATOR

```
int sum = 0;
for (i=0; i<N; i++){
    sum += a[i];
}
```

Assume 'a' starts at $0 \times 3000$ lgnore instruction fetches and access to ' $i$ '

What virtual addresses?
load 0x3004
load $0 \times 3008$
load 0x300C

What physical addresses?


## STRATEGY: CACHE PAGE TRANSLATIONS



## TLB: TRANSLATION LOOKASIDE BUFFER

## TLB ORGANIZATION



## ARRAY ITERATOR (W/ TL)

```
int sum = 0;
for (i = 0; i < 2048; i++){
    sum += a[i];
}
```

Assume following virtual address stream:

Assume 'a' starts at 0xI000 Ignore instruction fetches and access to ' $i$ '

load $0 \times 1000 \longrightarrow$\begin{tabular}{l}
load $O \times 100 \mathrm{C}$ <br>
load <br>
load $0 \times 1004$ <br>
load $0 \times 1008$

$\longrightarrow$

$T L B$ <br>
lit
\end{tabular}

load $0 \times 7004$
load 0x100C
...
$1025 \rightarrow T \angle B$ miss load ( $0 \times 100 C+4$ )

What will TLB behavior look like?

## TLB ACCESSES: SEQUENTIAL EXAMPLE



## TLB ACCESSES: SEQUENTIAL EXAMPLE

Virt
Phys

| 0 KB | PT | PTBR |  |  | load 0x1000 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 4 KB | PT |  |  |  | load 0x1004 |
|  | PI |  |  |  | load 0x1008 |
| 8 KB |  | 1 | 5 |  | load 0x1008 |
|  | P2 | 0 | 2 | 3 | load 0x100c |
|  | P2 | CPU | TLB |  | $\ldots$ |
|  | PI | Valid | VPN | PPN | load 0x2000 |
|  | PI | I | 1 | 5 |  |
| 24 KB | P2 | I | 2 | 4 |  |

load 0x0004 load 0x5000 (TLB hit) load $0 \times 5004$ (TLB hit) load 0x5008 (TLB hit) load $0 \times 500 \mathrm{C}$
load $0 \times 0008$ load $0 \times 4000$ (TLB hit) load 0x4004

## QUIZ 10: TLBS



Memory accesses

Total number of memory accesses

## QUIZ10: TLBS

Simplified view of the PT

| VPN | PPN |
| :---: | :---: |
| 4 | 7 |
| 5 | 8 |
| 3 | 9 |
| 2 | 1 |

Virtual Addresses
0x3000: load 0x5320, \%eax 0x3004: load 0x4004, \%ebx 0x3008: mul \%ecx, \%eax, \%ebx 0x300C: store \%ebx, 0x5324 0x3010: load 0x5328, \%ebx

| Valid | VPN | PPN |
| :---: | :---: | :---: |
| 0 | 2 | 6 |
| 0 | 7 | 23 |
| 0 | 2 | 5 |
| 0 | 3 | 2 |
| 0 | 1 | 89 |

## PERFORMANCE OF TLB?



Miss rate of TLB: \#TLB misses / \#TLB lookups
\#TLB lookups? number of accesses to $\mathrm{a}=2048$
\#TLB misses?

$$
\begin{aligned}
& =\text { number of unique pages accessed } \\
& =2048 /(\text { elements of 'a' per } 4 \mathrm{~K} \text { page }) \\
& =2 \mathrm{~K} /(4 \mathrm{~K} / \text { sizeof(int }))=2 \mathrm{~K} / \text { IK } \\
& =2
\end{aligned}
$$

Miss rate? $=2 / 2048=0.1 \%$

Hit rate? $(\mathrm{I}-$ miss rate $)=99.9 \%$

## TLB PERFORMANCE

How can system improve hit rate given fixed number of TLB entries?

Increase page size:
Fewer unique page translations needed to access same amount of memory

TLB Reach: Number of TLB entries * Page Size

## WORKLOAD ACCESS PATTERNS

Workload A

```
int sum = 0;
for (i=0; i<2048; i++) {
        sum += a[i];
}
```

Sequential array accesses almost always hit in TLB!

```
Workload B
int sum = 0;
srand(1234);
for (i=0; i<1000; i++) {
    sum += a[rand() % N];
}
srand(1234);
for (i=0; i<1000; i++) {
    sum += a[rand() % N];
}
```


## WORKLOAD ACCESS PATTERNS

Spatial Locality<br>Sequential Accesses



Temporal Locality
Repeated Random Accesses


## WORKLOAD LOCALITY

Spatial Locality: future access will be to nearby addresses
Temporal Locality: future access will be repeats to the same data

What TLB characteristics are best for each type?
Spatial:

- Access same page repeatedly; need same vpn $\rightarrow$ ppn translation
- Same TLB entry re-used

Temporal:

- Access same address near in future
- Same TLB entry re-used in near future
- How near in future? How many TLB entries are there?


## OTHER TLB CHALLENGES

How to replace TLB entries ? LRU ? Random ?

TLB on context switches ? HW or OS ?

## NEXT STEPS

Project 3 is out!

Next class: More TLBs and better pagetables!

