Welcome back!

#### **MEMORY: SWAPPING**

Shivaram Venkataraman CS 537, Spring 2023

#### ADMINISTRIVIA

Project 3 was due Monday. 7

Project 4: Scheduling new dates: Feb 22<sup>nd</sup> to March 6<sup>th</sup> 2 weeks

-> March 2

Midterm I: In class midterm, Multiple choice.

No notes / calculators. (We will give a table of powers of 2)

Old exams on Canvas

- raci. Ly Handont -> Textbook Discussion: Practice problems

Video Playlist Some from past, this year

## **OFFICE HOURS**

> Separate branch/ for your problem directory

- One question per student at a time
- 2. Please be prepared before asking questions
- 3. The TAs might not be able to fix your problem -->
  4. Limited time per student --> 10 mins

()ur

Students

- Increase number of TAs close to deadline
- Study groups 2.

La Midterm

Run Address Sanitizer

#### AGENDA / LEARNING OUTCOMES

Memory virtualization

How we support virtual mem larger than physical mem? What are mechanisms and policies for this?

#### RECAP

#### MULTILEVEL, INVERTED PAGE TABLES



#### **TRANSLATING LARGE PAGES**

HugePages saves TLB entries. But how does it affect page translation?

4KB pages: 4 levels  $\rightarrow$  4 memory accesses

	47 - 39	38-30	29-21	21-12	11-0
	Page Map Lvl 4 (9 bits)	Page Pointer Dir. (9 bits)	Page directory (9 bits)	Page table (9 bits)	offset (12 bits)
2MB pages: 3 levels - 3 memory access on translation					
	Page Map Lvl 4 ( bits)	Page Pointer Dir. ( bits)	Page Directory ( bits)	page of	ffset ( <sup>2</sup> ) bits)
					72 MB

#### **SUMMARY: BETTER PAGE TABLES**

Problem: Simple linear page tables require too much contiguous memory

Many options for efficiently organizing page tables

If OS traps on TLB miss, OS can use any data structure

- Inverted page tables (hashing) - reduce page table size

If Hardware handles TLB miss, page tables must follow specific format

- Multi-level page tables used in x86 architecture
- Each inner page table fits within a page —

Large pages can reduce TLB use and number of accesses for translation



Paging

#### SWAPPING

#### MOTIVATION

OS goal: Support processes when not enough physical memory

- Single process with very large address space
- Multiple processes with combined address spaces

User code should be independent of amount of physical memory

- Correctness, if not performance

Virtual memory: OS provides <u>illusion of more physical memory</u> Why does this work?

 Relies on key properties of user processes (workload) and machine architecture (hardware)

IGB allocate PI Phy mem Swap SSD

#### LRU Achemes for cache

Leverage locality of reference within processes

Spatial: reference memory addresses near previously referenced addresses
 Temporal: reference memory addresses that have referenced in the past

recently

- Processes spend majority of time in small portion of code
  - Estimate: 90% of time in 10% of code

Implication:

- Process only uses small amount of address space at any moment
- Only small amount of address space must be resident in physical memory

#### HARDWARE: MEMORY HIERARCHY



#### **SWAPPING INTUITION**

Idea: OS keeps unreferenced pages on disk

- Slower, cheaper backing store than memory

Process can run when not all pages are loaded into main memory OS and hardware cooperate to make large disk seem like memory

- Same behavior as if all of address space in main memory

Requirements:

- OS must have mechanism to identify location of each page in address space → in memory or on disk
- OS must have **policy** to determine which pages live in memory and which on disk



#### **VIRTUAL ADDRESS SPACE MECHANISMS**

Each page in virtual address space maps to one of three locations:

- Physical main memory: Small, fast, expensive
- Disk (backing store): Large, slow, cheap
- Nothing (error): Free
- Extend page tables with an extra bit: present
  - permissions (r/w), valid, present
  - Page in memory: present bit set in PTE
  - Page on disk: present bit cleared
    - PTE points to block on disk
    - Causes trap into OS when page is referenced
    - Trap: page fault



hirear Page Fable



#### VIRTUAL MEMORY MECHANISMS

First, hardware checks TLB for virtual address

if TLB hit, address translation is done; page in physical memory

Else

Hardware or OS walk page tables

...

– If PTE designates page is present, then page in physical memory  $\checkmark$ (i.e., present bit is cleared)

#### Else

Policy

- Trap into OS (not handled by hardware)
   OS selects victim page in memory to replace
- Juardware)
  <
- OS reads referenced page from disk into memory
- Page table is updated, present bit is set
- Process continues execution

#### **SWAPPING POLICIES**

#### SWAPPING POLICIES

Goal: Minimize number of page faults

- Page faults require milliseconds to handle (reading from disk)
- —

OS has two decisions

Page selection

When should a page (or pages) on disk be brought into memory?

Page replacement

Which resident page (or pages) in memory should be thrown out to disk?

or evicted

# PAGE SELECTION When should we fetch a page from

disk?

Virtual

addy

prefetc

Array

0

3

Demand paging: Load page only when page fault occurs

- Intuition: Wait until page must absolutely be in memory
- When process starts: No pages are loaded in memory
- Problems: Pay cost of page fault for every newly accessed page

Prepaging (anticipatory, prefetching): Load page before referenced

- OS predicts future accesses (oracle) and brings pages into memory early
- Works well for some access patterns (e.g., sequential)

Hints: Combine above with user-supplied hints about page references

- User specifies: may need page in future, don't need this page anymore, or sequential access pattern, ... -> I will access this page in the future
- Example: madvise() in Unix

### PAGE REPLACEMENT - many decades

19600

B

Which page in main memory should selected as victim?

- Write out victim page to disk if modified (dirty bit set)
- If victim page is not modified (clean), just discard

stream of page access EABCABCAD n future worrent OPT: Replace page not used for longest time in future

- Advantages: Guaranteed to minimize number of page faults
- Disadvantages: Requires that OS predict the future; Not practical, but good for comparison

#### PAGE REPLACEMENT

FIFO: Replace page that has been in memory the longest

- Intuition: First referenced long time ago, done with it now
- Advantages: Fair: All pages receive equal residency; Easy to implement
- ) If a page is popular, then it might not stay in memory - Disadvantage: Some pages may always be needed

LRU: Least-recently-used: Replace page not used for longest time in past

- Intuition: Use past to predict the future
- Advantages: With locality, LRU approximates OPT
- Disadvantages:
  - Harder to implement, must track which pages have been accessed sort pages by access time
  - Does not handle all workloads well

First In first Out



# QUIZ 13 https://tinyurl.com/cs537-sp23-quiz13

Page reference string: ABCABDADBCB





#### PAGE REPLACEMENT COMPARISON

Add more physical memory, what happens to performance? LRU, OPT:

- Guaranteed to have fewer (or same number of) page faults
- Smaller memory sizes are guaranteed to contain a subset of larger memory sizes ٠
- Stack property: smaller cache always subset of bigger

#### FIFO:

- Usually have fewer page faults ٠
- Belady's anomaly: May actually have more page faults! for some access patterns ٠

access pattern + 3 pages 5 misses

6 pages of mem.

#### FIFO PERFORMANCE MAY DECREASE!

Consider access stream: ABCDABEABCDE

Physical memory size: 3 pages vs. 4 pages

How many misses with FIFO?

Anomoly



4 pages

#### **IMPLEMENTING LRU**

Software Perfect LRU

- OS maintains ordered list of physical pages by reference time sorted linked list based on reference
- When page is referenced: Move page to front of list  $\overline{\phantom{a}}$
- When need victim: Pick page at back of list
- Trade-off: Slow on memory reference, fast on replacement

Hardware Perfect LRU

- Associate timestamp register with each page
- expensive large rum of ister pages - When page is referenced: Store system clock in register
- When need victim: Scan through registers to find oldest clock
- Trade-off: Fast on memory reference, slow on replacement (especially as size of memory grows)

In practice

LRU is an approximation anyway, so approximate more?

clock

Hardware

- Keep use (or reference) bit for each page frame
- When page is referenced: set use bit

**Operating System** 

- Page replacement: Look for page with use bit cleared (has not been referenced for awhile)
- Implementation:
  - Keep pointer to last examined page frame
  - Traverse pages in circular buffer
  - Clear use bits as search
  - Stop when find page with already cleared use bit, replace this page

CLOCK ALGORITHM - some old pages not feart recently ised we bit PTE is there infor use chosen for eviction

#### **CLOCK: LOOK FOR A PAGE**



#### **CLOCK EXTENSIONS**

Replace multiple pages at once

- Intuition: Expensive to run replacement algorithm and to write single block to disk
- Find multiple victims each time and track free list

Use dirty bit to give preference to dirty pages

- Intuition: More expensive to replace dirty pages
   Dirty pages must be written to disk, clean pages do not
- Replace pages that have use bit and dirty bit cleared

#### SUMMARY: VIRTUAL MEMORY

Abstraction: Virtual address space with code, heap, stack

Address translation

- Contiguous memory: base, bounds, segmentation
- Using fixed sizes pages with page tables

Challenges with paging

- Extra memory references: avoid with TLB
- Page table size: avoid with multi-level paging, inverted page tables etc.

Larger address spaces: Swapping mechanisms, policies (LRU, Clock)

#### NEXT STEPS

Next class: New module on Concurrency!