MEMORY: TLBS, SMALLER PAGETABLES

Shivaram Venkataraman CS 537, Spring 2023

ADMINISTRIVIA

- Project 3 is due Monday
- Project I grades

AGENDA / LEARNING OUTCOMES

Memory virtualization

What are the challenges with paging ? How we go about addressing them?

RECAP

PAGING

Goal: Eliminate requirement that address space is contiguous

Idea: Divide address spaces and physical memory into fixed-sized pages

Example page size: 4KB



PAGING TRANSLATION STEPS

For each mem reference:

I. extract **VPN** (virt page num) from **VA** (virt addr)

2. calculate addr of **PTE** (page table entry)

3. read **PTE** from memory

4. extract **PFN** (page frame num)

5. build PA (phys addr)

6. read contents of **PA** from memory

14 bit addresses

Assume PT is at phys addr 0x5000

Assume PTE's are 4 bytes

Assume 4KB pages – 12 bit offset

Simplified view of page table

READ 0x1100

PROS/CONS OF PAGING

Pros

No external fragmentation

 Any page can be placed in any frame in physical memory

Fast to allocate and free

- Alloc: No searching for suitable free space
- Free: Doesn't have to coalesce with adjacent free space

Cons

Additional memory reference - MMU stores only base address of

page table

Storage for page tables may be substantial

- Simple page table: Requires PTE for

all pages in address space

- Entry needed even if page not allocated ?

STRATEGY: CACHE PAGE TRANSLATIONS



TLB Entry

Tag (virtual page number)Physical page number (page table entry)

Fully associative

Any given translation can be anywhere in the TLB Hardware will search the entire TLB in parallel

TLB ACCESSES: SEQUENTIAL EXAMPLE

Virt



load 0x0004 load 0x5000 (TLB hit) load 0x5004 (TLB hit) load 0x5008 (TLB hit) load 0x500C

Phys

... load 0x0008 load 0x4000 (TLB hit) load 0x4004

QUIZ 10: TLBS

https://tinyurl.com/cs537-sp23-quiz10

Consider a processor with 16-bit address space and 4kB page size. Assume Page Table is at 0x2000 and each PTE is of 4 bytes.



VPN:0	0x0		Mer
	0x0	Virtual Addresses 0x3000: load 0x5320, %eax	
PageTable	0x1	0x3004: load 0x4004, %ebx	
	0x9	0x3008: mul %ecx, %eax, %ebx 0x300C: store %ebx_0x5324	
	0x7	0x3010: load 0x5328, %ebx	
	0x8		
	0		
	:		
VPN:15	0		Total

Memory accesses

VPN:0 0x0 0x0 0x1		PageTable		Memory accesses	
		0x0			
		Ox1	0x3000: load 0	ses)x5320, %eax	
0x9			0x3004: load 0)x4004, %ebx	
	(Ox7	0x3008: mul %	%ebx, 0x5324	
0x8			0x3010: load 0x5328, %ebx		
ILB					
	Valid		VPN	PPN	
	0		2	6	
	0		7	23	
	0 0 0		2	5	
			3	2	
			Ι	89	

TLB: POLICIES

How to we replace entries in the TLB?

How do we handle context switches?

PERFORMANCE OF TLB?

Miss rate of TLB: #TLB misses / #TLB lookups

#TLB lookups? number of accesses to a =

```
int sum = 0;
for (i=0; i<2048; i++) {
    sum += a[i];
}
```

```
#TLB misses?
= number of unique pages accessed
```

Miss rate?

Would hit rate get better or worse with smaller pages?

Hit rate?

WORKLOAD ACCESS PATTERNS

Workload A

```
int sum = 0;
for (i=0; i<2048; i++) {
    sum += a[i];</pre>
```

Workload B

```
int sum = 0;
srand(1234);
for (i=0; i<1000; i++) {
    sum += a[rand() % N];
}
srand(1234);
for (i=0; i<1000; i++) {
    sum += a[rand() % N];
}
```

WORKLOAD ACCESS PATTERNS



TLB REPLACEMENT POLICIES

LRU: evict Least-Recently Used TLB slot when needed



LRU TROUBLES



Workload repeatedly accesses same offset (0x01) across 5 pages (strided access), but only 4 TLB entries

What will TLB contents be over time? How will TLB perform?

TLB REPLACEMENT POLICIES

LRU: evict Least-Recently Used TLB slot when needed

Random: Evict randomly chosen entry

Sometimes random is better than a "smart" policy!

CONTEXT SWITCHES

What happens if a process uses cached TLB entries from another process?

I. Flush TLB on each switch

Costly \rightarrow lose all recently cached translations

- 2. Track which entries are for which process
 - Address Space Identifier
 - Tag each TLB entry with an 8-bit ASID

TLB EXAMPLE WITH ASID



TLB PERFORMANCE

Context switches are expensive

Even with ASID, other processes "pollute" TLB

Architectures can have multiple TLBs

- I TLB for data, I TLB for instructions
- I TLB for regular pages, I TLB for "super pages"

HW AND OS ROLES

If H/W handles TLB Miss

CPU must know where pagetables are

- CR3 register on x86
- Pagetable structure fixed and agreed upon between HW and OS
- HW "walks" the pagetable and fills TLB

If OS handles TLB Miss:

"Software-managed TLB"

- CPU traps into OS upon TLB miss.
- OS interprets pagetables as it chooses
- Modify TLB entries with privileged instruction

TLB SUMMARY

Pages are great, but accessing page tables for every memory access is slow Cache recent page translations \rightarrow TLB

- MMU performs TLB lookup on every memory access
- TLB performance depends strongly on workload
 - Sequential workloads perform well
 - Workloads with temporal locality can perform well

In different systems, hardware or OS handles TLB misses

TLBs increase cost of context switches

- Flush TLB on every context switch
- Add ASID to every TLB entry

QUIZ 11: MORE TLBS

https://tinyurl.com/cs537-sp23-quizll

I.What problem(s) can be solved by using ASIDs ?

2. For a hardware-managed TLB miss, which of the following statements are true?

3. For a software-managed TLB miss, which of the following statements are true?



DISADVANTAGES OF PAGING

Additional memory reference to page table \rightarrow Very inefficient

- Page table must be stored in memory
- MMU stores only base address of page table

Storage for page tables may be substantial

Simple page table: Requires PTE for all pages in address space
 Entry needed even if page not allocated ?

SMALLER PAGE TABLES

WHY ARE PAGE TABLES SO LARGE?



MANY INVALID PT ENTRIES



AVOID SIMPLE LINEAR PAGE TABLES?

Use more complex page tables, instead of just big array

Any data structure is possible with software-managed TLB

- Hardware looks for vpn in TLB on every memory access
- If TLB does not contain vpn, TLB miss
 - Trap into OS and let OS find vpn->ppn translation
 - OS notifies TLB of vpn->ppn for future accesses

OTHER APPROACHES

- I. Multi-level Pagetables
 - Page the page tables
 - Page the pagetables of page tables...
- 2. Inverted Pagetables

MULTILEVEL PAGE TABLES

Goal: Allow page table to be allocated non-contiguously

Idea: Page the page tables

- Creates multiple levels of page tables; outer level "page directory"
- Only allocate page tables for pages in use
- Used in x86 architectures (hardware can walk known structure)

MULTILEVEL PAGE TABLES

20-bit address:



ADDRESS FORMAT FOR MULTILEVEL PAGING

30-bit address:

outer pageinner pagepage offset (12 bits)	
---	--

How should logical address be structured? How many bits for each paging level? Goal?

- Each inner page table fits within a page

 \rightarrow # bits for selecting inner page =

Remaining bits for outer page:

MULTILEVEL TRANSLATION EXAMPLE

page di	rectory	page of PT	(@PPN:0x3)	page of F	YT (@PPN	1:0x92)
PPN	valid	PPN	valid	PPN	valid	
0x3	I	0×10		-	0	translate 0x01ABC
-	0	0x23	I	-	0	
-	0	-	0	-	0	
-	0	-	0	-	0	
-	0	0×80	I	-	0	
-	0	0×59	I	-	0	
-	0	-	0	-	0	
-	0	-	0	-	0	
-	0	-	0	-	0	
-	0	-	0	-	0	
-	0	-	0	-	0	
-	0	-	0	-	0	
-	0	-	0	-	0	
-	0	-	0	0x55	I	
0x92	I	-	0	0x45	I	

20-bit address:

outer page(4 bits)inner page(4 bits)page offset (12 bits)

PROBLEM WITH 2 LEVELS?

Problem: page directories (outer level) may not fit in a page



How large is virtual address space with 4 KB pages, 4 byte PTEs, (each page table fits in page) 4KB / 4 bytes → 1K entries per level

I level:

2 levels:

3 levels:

FULL SYSTEM WITH TLBS

On TLB miss: lookups with more levels more expensive

Assume 3-level page table Assume 256-byte pages Assume 16-bit addresses Assume ASID of current process is 211

ASID	VPN	PFN	Valid
211	0xbb	0x91	
211	0xff	0x23	
122	0×05	0x91	
211	0×05	0x12	0

How many physical accesses for each instruction? (Ignore ops changing TLB)

(a) 0xAA10: movl 0x1111, %edi

(b) 0xBB13: addl \$0x3, %edi

(c) 0x0519: movl %edi, 0xFF10

INVERTED PAGE TABLE

Only store entries for virtual pages w/ valid physical mappings

Naïve approach:

Search through data structure <ppn, vpn+asid> to find match

Too much time to search entire table

Better:

Find possible matches entries by hashing vpn+asid Smaller number of entries to search for exact match

Managing inverted page table requires software-controlled TLB

QUIZ 12 https://tinyurl.com/cs537-sp23-quiz12

Consider a virtual address space of 16KB with 64-byte pages. I. How many bits will we have in our virtual address for this address space?

2.What is the total number of entries in the Linear Page Table for such an address space?

3.Consider a two-level page table now with a page directory. How many bits will be used to select the inner page assuming PTE size = 4 bytes?



QUIZ12

page dir	rectory	page of PT	(@PPN:0x3)	page of P	PT (@PPN	I:0x92)
PPN	valid	PPN	valid	PPN	valid	
0x3	1	0×10		-	0	
-	0	0x23	I	-	0	translate 0xFEED0
-	0	-	0	-	0	
-	0	-	0	-	0	
-	0	0×80	I	-	0	
-	0	0×59	I	-	0	
-	0	-	0	-	0	
-	0	-	0	-	0	
-	0	-	0	-	0	
-	0	-	0	-	0	
-	0	-	0	-	0	
-	0	-	0	-	0	
-	0	-	0	-	0	
-	0	-	0	0×55	I	
0x92	I	-	0	0x45	Ι	

20-bit address:

outer page(4 bits)inner page(4 bits)page offset (12 bits)

SUMMARY: BETTER PAGE TABLES

Problem: Simple linear page tables require too much contiguous memory

Many options for efficiently organizing page tables

If OS traps on TLB miss, OS can use any data structure

- Inverted page tables (hashing)

If Hardware handles TLB miss, page tables must follow specific format

- Multi-level page tables used in x86 architecture
- Each page table fits within a page

NEXT STEPS

Project 3: In progress

Next class: Swapping!