

**CS/ECE 252: INTRODUCTION TO COMPUTER ENGINEERING
UNIVERSITY OF WISCONSIN—MADISON**

Prof. Mark D. Hill

TAs: Preeti Agarwal, Rebecca Lam, Mona Jalal, Pradip Vallathol

Midterm Examination 3

In Class (50 minutes)

Friday, April 12, 2013

Weight: 17.5%

NO: BOOK(S), NOTE(S), OR CALCULATORS OF ANY SORT.

The exam has 10 pages. **Circle your final answers.** Plan your time carefully since some problems are longer than others. You **must turn in the pages 1-8**. The LC-3 instruction set is provided to you on the last page.

LAST NAME: _____

FIRST NAME: _____

ID# _____

Problem	Maximum Points	Points Earned
1	4	
2	4	
3	4	
4	3	
5	6	
6	4	
7	5	
Total	30	

Problem 1**(4 Points)**

For the following questions, select the **best** answer. Choose only **one answer per question**.

- i. Which of the following is *not* true about branch instructions?
 - a. They can be used to create a loop.
 - b. In LC-3, they can be used for both conditional and unconditional jump.
 - c. They can change the PC value.
 - d. They change the condition code.

- ii. Excluding the memory access to fetch the instruction, which of the following is *not* true about the different load instructions in LC3?
 - a. LDR instruction makes one memory access.
 - b. LD instruction makes one memory access.
 - c. LDI instruction makes two memory accesses.
 - d. LEA instruction makes one memory access.

- iii. Apart from incrementing the PC in the fetch stage of an instruction cycle, the processing of which of the following instructions does not perform an addition?
 - a. ADD
 - b. AND
 - c. STR
 - d. LDR
 - e. All of the above.

- iv. Which of the following LC-3 instructions can only have register operands and cannot have either immediate or memory operands?
 - a. AND
 - b. ST
 - c. ADD
 - d. NOT

Problem 2**(4 Points)**

Give the contents of the following registers after instruction 1 (at address 0x3035) has executed but before the fetch phase of instruction 2 (at address 0x3036) has started.

	Address	Instruction
1.	0x3035	0001 0100 1100 0010
2.	0x3036	0001 0111 1000 0001

Program Counter (PC)	
Instruction Register(IR)	
Memory Address Register (MAR)	
Memory Data Register (MDR)	

Problem 3**(4 Points)**

We are about to execute the following code snippet. Assume that before execution R4 = 0x2000 and that the value at memory address 0x3090 = 0x2000. Complete each of the below LC-3 machine instructions so that each instruction stores the value in R2 at the destination address specified in the rightmost column.

Instruction Address	Instruction	Destination Address
0x3000	0111 010 _____	0x2005
0x3001	0011 010 _____	0x2FFF
0x3002	1011 010 _____	0x2000

Problem 4**(3 Points)**

Consider the following LC-3 instructions. The “Intended Operation” specifies what was expected from the Instruction. Identify errors, if any, in the given instructions, and give a brief description of the error in the space provided. Write “No error” in case there is no error in the given instruction.

	Instruction	Intended Operation
(a)	0001 0110 1000 0010	$R3 \leftarrow R2 + R1$
(b)	1100 0100 1010 0010	$R2 \leftarrow R2 \text{ AND } (0x2)$
(c)	1001 0010 0111 0000	$R1 \leftarrow \text{NOT}(R1)$

(a)**(b)****(c)**

Problem 5**(6 Points)**

We are about to execute the following code snippet:

Address	Instruction	Comment
0x3000	0111 000 001 000101	
0x3001	0010 000 100000000	
0x3002	0000 011 000000001	
0x3003	0001 010 010 000 010	
0x3004	0011 010 000000010	
0x3005	1111 0000 0010 0101	

Assume the following shows the contents of certain parts of memory **before** execution:

Address	Value
0x2F01	0x3000
0x2F02	0x3001
0x2F03	0x3002
0x3006	0x3003
0x3007	0x3004
0x3100	0x3005

Given the initial values of the below registers, fill in the values after the program has completed execution (before the fetch phase of the HALT). Give your answers in **hex**.

Register	Initial Value	Final Value
CC	N	
R0	0xF000	
R1	0x2EFD	
R2	0x0FFF	


Problem 6

(4 Points)

The following flowchart represents an algorithm which counts the number of positive numbers stored in 50 consecutive memory locations starting from 0x5040. On completion, it sets the value of register R2 to the count of positive numbers found. Fill in the missing parts of the flowchart indicated by “_____”.

Register Usage:

R1: address of stored number, R2: count, R3: number of numbers remaining, and R4: a number.



Scratch page. You do not need to turn this page in.

LC-3 Instruction Set (Entered by Mark D. Hill on 03/14/2007; last update 03/15/2007)

PC': incremented PC. setcc(): set condition codes N, Z, and P. mem[A]:memory contents at address A.
SEXT(immediate): sign-extend immediate to 16 bits. ZEXT(immediate): zero-extend immediate to 16 bits.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				

0	0	0	1		DR		SR1		0	0	0		SR2						

ADD DR, SR1, SR2 ; Addition																			
DR ← SR1 + SR2 also setcc()																			

0	0	0	1		DR		SR1		1		imm5								

ADD DR, SR1, imm5 ; Addition with Immediate																			
DR ← SR1 + SEXT(imm5) also setcc()																			

0	1	0	1		DR		SR1		0	0	0		SR2						

AND DR, SR1, SR2 ; Bit-wise AND																			
DR ← SR1 AND SR2 also setcc()																			

0	1	0	1		DR		SR1		1		imm5								

AND DR,SR1,imm5 ; Bit-wise AND with Immediate																			
DR ← SR1 AND SEXT(imm5) also setcc()																			

0	0	0	0		n		z		p		PCoffset9								

BRx,label (where x={n,z,p,zp,np,nz,nzp}); Branch																			
GO ← ((n and N) OR (z AND Z) OR (p AND P))																			
if(GO is true) then PC←PC'+ SEXT(PCoffset9)																			

1	1	0	0		0	0	0		BaseR						0	0	0	0	

JMP BaseR ; Jump																			
PC ← BaseR																			

0	1	0	0		1		PCoffset11												

JSR label ; Jump to Subroutine																			
R7 ← PC', PC ← PC' + SEXT(PCoffset11)																			

0	1	0	0		0	0	0		BaseR						0	0	0	0	

JSRR BaseR ; Jump to Subroutine in Register																			
temp ← PC', PC ← BaseR, R7 ← temp																			

0	0	1	0		DR		PCoffset9												

LD DR, label ; Load PC-Relative																			
DR ← mem[PC' + SEXT(PCoffset9)] also setcc()																			

1	0	1	0		DR		PCoffset9												

LDI DR, label ; Load Indirect																			
DR←mem[mem[PC'+SEXT(PCoffset9)]] also setcc()																			

0	1	1	0		DR		BaseR						offset6						

LDR DR, BaseR, offset6 ; Load Base+Offset																			
DR ← mem[BaseR + SEXT(offset6)] also setcc()																			

1	1	1	0		DR		PCoffset9												

LEA, DR, label ; Load Effective Address																			
DR ← PC' + SEXT(PCoffset9) also setcc()																			

1	0	0	1		DR		SR		1	1	1	1	1	1	1				

NOT DR, SR ; Bit-wise Complement																			
DR ← NOT(SR) also setcc()																			

1	1	0	0		0	0	0		1	1	1		0	0	0	0			

RET ; Return from Subroutine																			
PC ← R7																			

1	0	0	0		0	0	0		0	0	0	0	0	0	0				

RTI ; Return from Interrupt																			
See textbook (2 nd Ed. page 537).																			

0	0	1	1		SR		PCoffset9												

ST SR, label ; Store PC-Relative																			
mem[PC' + SEXT(PCoffset9)] ← SR																			

1	0	1	1		SR		PCoffset9												

STI, SR, label ; Store Indirect																			
mem[mem[PC' + SEXT(PCoffset9)]] ← SR																			

0	1	1	1		SR		BaseR						offset6						

STR SR, BaseR, offset6 ; Store Base+Offset																			
mem[BaseR + SEXT(offset6)] ← SR																			

1	1	1	1		0	0	0		trapvect8										

TRAP ; System Call																			
R7 ← PC', PC ← mem[ZEXT(trapvect8)]																			

1	1	0	1																

; Unused Opcode																			
Initiate illegal opcode exception																			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				