Gates Per Clock
Clock speed has been scaling faster than base technology
Number of FO4 delays in a cycle has been falling
Number of gates decrease 1.4x each generation
Caused by:
- Faster circuit families (dynamic logic)
- Better optimization
Approaching a limit:
- ក FO4 is hard
- < 8 FO4 is very hard