Current Power Reduction Techniques

• Many circuit techniques

  • typically at circuit-block level
  • target dynamic and static power
  • e.g., clock gating, dual-Vt CMOS

• Some architecture techniques

  • dynamic power-reduction schemes
  • e.g., pipeline gating, throttling misspeculations
  • no published techniques for static power

Previous slide

Next slide

Back to first slide

View graphic version