U. Wisconsin CS/ECE 752 Advanced Computer Architecture I

Prof. David A. Wood

Unit 12: Shared-Memory Multiprocessors

Slides developed by Amir Roth of University of Pennsylvania with sources that included University of Wisconsin slides by Mark Hill, Guri Sohi, Jim Smith, and David Wood.

Slides enhanced by Milo Martin, Mark Hill, and David Wood with sources that included Profs. Asanovic, Falsafi, Hoe, Lipasti, Shen, Smith, Sohi, Vijaykumar, and Wood

CS/ECE 752 (Wood): Shared-Memory Multiprocessors

This Unit: Shared Memory Multiprocessors Application · Three issues os Cache coherence Firmware Compiler Synchronization · Memory consistency I/O • Two cache coherence approaches Memory • "Snooping" (SMPs): < 16 processors **Digital Circuits** · "Directory"/Scalable: lots of processors **Gates & Transistors** CS/ECE 752 (Wood): Shared-Memory Multiprocessors 2

Thread-Level Parallelism


- Thread-level parallelism (TLP)
 - · Collection of asynchronous tasks: not started and stopped together
 - Data shared loosely, dynamically
- Example: database/web server (each query is a thread)
 - accts is shared, can't register allocate even if it were scalar
 - id and amt are private variables, register allocated to r1, r2
- · Focus on this


CS/ECE 752 (Wood): Shared-Memory Multiprocessors


Shared Memory


- Shared memory
 - Multiple execution contexts sharing a single address space
 - Multiple programs (MIMD)
 - Or more frequently: multiple copies of one program (SPMD)
 - Implicit (automatic) communication via loads and stores
 - + Simple software
 - No need for messages, communication happens naturally
 - Maybe too naturally
 - Supports irregular, dynamic communication patterns
 - Both DLP and TLP
 - Complex hardware
 - Must create a uniform view of memory
 - Several aspects to this as we will see


CS/ECE 752 (Wood): Shared-Memory Multiprocessors



































Bus-Based Coherence Protocols · Bus-based coherence protocols Also called snooping or broadcast **ALL controllers see ALL transactions IN SAME ORDER** Bus is the ordering point · Protocol relies on all processors seeing a total order of requests • Simplest protocol: write-thru cache coherence


- Two processor-side events
 - R: read (i.e., a processor load will read the cache)
 - W: write (i.e., a processor store will write the cache)
- Two bus-side events
 - BR: bus-read, read miss on another processor
 - BW: bus-write, write thru by another processor

CS/ECE 752 (Wood): Shared-Memory Multiprocessors


CS/ECE 752 (Wood): Shared-Memory Multiprocessors


18


20




Coherence for Writeback caches · Writeback cache actions · Three processor-side events • R: read • W: write • WB: write-back (select block for replacement) · Three bus-side events • BR: bus-read, read miss on another processor • BW: bus-write, write miss on another processor • CB: copy-back, send block back to memory or other processor · Point-to-point network protocols also exist • Typical solution is a directory protocol











• Exclusive (E) • Read misses get exclusive block if not other cache has a copy • Same processor can write block without another request • Optimizes common read-modify-write sequence • Owned (O) • M → S transition requires memory/lower cache update (reflection) • Transition from M → O eliminates reflection • Cache in state O must still respond to BR and BW requests • Many transient states • Write to I: I → IMAD → IMD → M • Tracks intermediate states • But many races: BW @ IMD → IMID CS/ECE 752 (Wood): Shared-Memory Multiprocessors 25

Directory Coherence Protocols

- Observe: physical address space statically partitioned
 - + Can easily determine which memory module holds a given line
 - That memory module sometimes called "home"
 - Can't easily determine which processors have line in their caches
 - Bus-based protocol: broadcast events to all processors/caches
 ± Simple and fast, but non-scalable
- Directories: non-broadcast coherence protocol
 - Extend memory to track caching information
 - For each physical cache line whose home this is, track:
 - Owner: which processor has a dirty copy (I.e., M state)
 - Sharers: which processors have clean copies (I.e., S state)
 - Processor sends coherence event to home directory
 - Home directory only sends events to processors that care

CS/ECE 752 (Wood): Shared-Memory Multiprocessors





Directory Flip Side: Latency

- · Directory protocols
 - + Lower bandwidth consumption → more scalable
 - Longer latencies

3 hop miss

- · Two read miss situations
 - · Unshared block: get data from memory
 - Bus: 2 hops (P0→memory→P0)
 - Directory: 2 hops (P0→memory→P0)
 - Shared or exclusive block: get data from other processor (P1)
 - Assume cache-to-cache transfer optimization
 - Bus: 2 hops (P0→P1→P0)
 - Directory: **3 hops** (P0→memory→P1→P0)
 - Common, with many processors high probability someone has it

CS/ECE 752 (Wood): Shared-Memory Multiprocessors

29

Directory Flip Side: Complexity

- · Latency not only issue for directories
 - Subtle correctness issues as well
 - Stem from unordered nature of underlying inter-connect
- Individual requests to single cache line must appear atomic
 - · Bus: all processors see all requests in same order
 - Atomicity automatic
 - Point-to-point network: requests may arrive in different orders
 - · Directory has to enforce atomicity explicitly
 - Cannot initiate actions on request B...
 - Until all relevant processors have completed actions on request A
 - · Requires directory to collect acks, queue requests, etc.
- · Directory protocols
 - · Obvious in principle
 - Extremely complicated in practice

CS/ECE 752 (Wood): Shared-Memory Multiprocessors

30

Coherence on Real Machines

- Many uniprocessors designed with on-chip snooping logic
 - Can be easily combined to form SMPs
 - E.g., Intel Pentium4 Xeon
- Larger scale (directory) systems built from smaller SMPs
 - E.g., Sun Wildfire, NUMA-Q, IBM Summit
- Some shared memory machines are not cache coherent
 - E.g., CRAY-T3D/E
 - Shared data is uncachable
 - If you want to cache shared data, copy it to private data section
 - Basically, cache coherence implemented in software
 - Have to really know what you are doing as a programmer


CS/ECE 752 (Wood): Shared-Memory Multiprocessors


31


Best of Both Worlds?

- Ignore processor snooping bandwidth for a minute
- · Can we combine best features of snooping and directories?
 - From snooping: fast 2-hop cache-to-cache transfers
 - From directories: scalable point-to-point networks
 - In other words...
- Can we use broadcast on an unordered network?
 - · Yes, and most of the time everything is fine
 - But sometimes it isn't ... data race
- Token Coherence (TC)
 - An unordered broadcast snooping protocol ... without data races
 - Interesting, but won't talk about here

CS/ECE 752 (Wood): Shared-Memory Multiprocessors









```
Synchronization
   Synchronization: second issue for shared memory
    · Regulate access to shared data
    · Software constructs: semaphore, monitor
    • Hardware primitive: lock
        • Operations: acquire (lock) and release (lock)
        • Region between acquire and release is a critical section
        • Must interleave acquire and release
        • Second consecutive acquire will fail (actually it will block)
struct acct_t { int bal; };
shared struct acct_t accts[MAX_ACCT];
 shared int lock:
int id, amt;
 acquire (loc
if (accts[id].bal >= amt) {
   accts[id].bal -= amt;
                                            // critical section
    spew cash(); }
CS/ECE 752 (Wood): Shared-Memory Multiprocessors
                                                                     36
```

• ISA provides an atomic lock acquisition instruction • Example: test-and-set tis r1,0(&lock) • Atomically executes ld r1,0(&lock) st 1,0(&lock) • If lock was initially free (0), acquires it (sets it to 1) • If lock was initially busy (1), doesn't change it • New acquire sequence A0: tis r1,0(&lock) A1: bnez r1,A0 • More general atomic mechanisms • swap, exchange, fetch-and-add, compare-and-swap CS/ECE 752 (Wood): Shared-Memory Multiprocessors 37



Test-and-Set Lock Performance Processor 1 Processor 2 A0: t&s r1,0(&lock) A0: t&s r1.0(&lock) A1: bnez r1.#A0 A1: bnez r1,#A0 A0: t&s r1,0(&lock) A1: bnez r1,#A0 A0: t&s r1,0(&lock) A1: bnez r1,#A0 - But performs poorly in doing so • Consider 3 processors rather than 2 • Processor 0 (not shown) has the lock and is in the critical section • But what are processors 1 and 2 doing in the meantime? • Loops of t&s, each of which includes a st - Taking turns invalidating each others cache lines - Generating a ton of useless bus (network) traffic CS/ECE 752 (Wood): Shared-Memory Multiprocessors 39



Test-and-Test-and-Set Lock Performance

Processor 1	Processor 2			
A0: ld r1,0(&lock)		S:1	l:	1
A1: bnez r1,A0	A0: ld r1,0(&lock)	S:1	S:1	1
A0: ld r1,0(&lock)	A1: bnez r1,A0	S:1	S:1	1
// lock released by processor 0		l:	l:	0
A0: ld r1,0(&lock)	A1: bnez r1,A0	S:0	l:	0
A1: bnez r1,A0	A0: ld r1,0(&lock)	S:0	S:0	0
A2: addi r1,1,r1	A1: bnez r1,A0	S:0	S:0	0
A3: t&s r1, (&lock)	A2: addi r1,1,r1	M:1	l:	1
A4: bnez r1,A0	A3: t&s r1,(&lock)	l:	M:1	1
CRITICAL_SECTION	A4: bnez r1,A0	l:	M:1	1
	A0: ld r1,0(&lock)	l:	M:1	1
	A1: bnez r1,A0	l:	M:1	1

- Processor 0 releases lock, informs (invalidates) processors 1 and 2
- Processors 1 and 2 race to acquire, processor 1 wins

CS/ECE 752 (Wood): Shared-Memory Multiprocessors

41

Queue Locks

- · Test-and-test-and-set locks can still perform poorly
 - · If lock is contended for by many processors
 - Lock release by one processor, creates "free-for-all" by others
 - Network gets swamped with tes requests

Queue lock

- When lock is released by one processor...
- Directory doesn't notify (by invalidations) all waiting processors
- · Instead, chooses one and sends invalidation only to it
 - Others continue spinning locally, unaware lock was released
- Effectively, directory passes lock from one processor to the next
- + Greatly reduced network traffic

CS/ECE 752 (Wood): Shared-Memory Multiprocessors

42

Queue Lock Performance

```
Processor 1
                     Processor 2
A0: ld r1.0(&lock)
A1: bnez r1.A0
                     A0: ld r1.0(&lock)
A0: ld r1,0(&lock)
                    A1: bnez r1,A0
      // lock released by processor 0
A0: ld r1,0(&lock)
                    A1: bnez r1,A0
                                                           0
A1: bnez r1,A0
                    A0: ld r1,0(&lock)
                                                           0
A2: addi r1,1,r1
                    A1: bnez r1,A0
                                                           0
A3: t&s r1, (&lock)
A4: bnez r1,A0
                    A0: ld r1,0(&lock)
                                                           1
CRITICAL_SECTION
                    A1: bnez r1,A0
                                                      S:1
                                                           1
                     A0: ld r1,0(&lock)
                                                           1
                                                      S:1
                     A1: bnez r1,A0
```

• Processor 0 releases lock, informs only processor 1

CS/ECE 752 (Wood): Shared-Memory Multiprocessors

A Final Word on Locking

- A single lock for the whole array may restrict parallelism
 - · Will force updates to different accounts to proceed serially
 - · Solution: one lock per account
 - Locking granularity: how much data does a lock lock?
 - A software issue, but one you need to be aware of

```
struct acct_t { int bal,lock; };
shared struct acct_t accts[MAX_ACCT];
int id,amt;
acquire(accts[id].lock);
if (accts[id].bal >= amt) {
   accts[id].bal -= amt;
   spew_cash(); }
release(accts[id].lock);
```

CS/ECE 752 (Wood): Shared-Memory Multiprocessors

Memory Consistency

- Memory coherence
 - · Creates globally uniform (consistent) view...
 - Of a single memory location (in other words: cache line)
 - Not enough
 - Cache lines A and B can be individually consistent...
 - · But inconsistent with respect to each other
- Memory consistency
 - · Creates globally uniform (consistent) view...
 - · Of all memory locations relative to each other
- Who cares? Programmers
 - Globally inconsistent memory creates mystifying behavior

CS/ECE 752 (Wood): Shared-Memory Multiprocessors

45

Coherence vs. Consistency

A=flag=0;

Processor 1

Processor 0 A=1; while (!flag); // spin

flag=1;

- Intuition says: P1 prints A=1
- Coherence says?
- Absolutely nothing!
 - P1 can see P0's write of flag before write of A!!! How?
 - Maybe coherence event of **A** is delayed somewhere in network
 - Maybe P0 has a coalescing write buffer that reorders writes
- Imagine trying to figure out why this code sometimes "works" and sometimes doesn't
- Real systems act in this strange manner

CS/ECE 752 (Wood): Shared-Memory Multiprocessors

46

Sequential Consistency (SC)

Processor 0 Processor 1 while (!flag); // spin A=1:

flag=1; print A;

Sequential consistency (SC)

- Formal definition of memory view programmers expect
- · Processors see their own loads and stores in program order
 - + Provided naturally, even with out-of-order execution
- · But also: processors see others' loads and stores in program order
- And finally: all processors see same global load/store ordering
- Last two conditions not naturally enforced by coherence • Lamport definition: multiprocessor ordering...
 - Corresponds to some sequential interleaving of uniprocessor orders

• I.e., indistinguishable from multi-programmed uni-processor

CS/ECE 752 (Wood): Shared-Memory Multiprocessors

Enforcing SC

- What does it take to enforce SC?
 - Definition: all loads/stores globally ordered
 - · Translation: coherence events of all loads/stores globally ordered
- When do coherence events happen naturally?
- On cache access
- For stores: retirement → in-order → good
 - . No write buffer? Yikes!
 - For loads: execution \rightarrow out-of-order \rightarrow bad
 - No out-of-order execution? Double Yikes!
- Is it true that multi-processors cannot be out-of-order?
 - No, but it makes OoO a little trickier
 - · Treat out-of-order loads and stores as speculative
 - Treat certain coherence events as mispeculations
 - . E.g., a BW request to block with speculative load pending

CS/ECE 752 (Wood): Shared-Memory Multiprocessors

SC + 000

- Recall: opportunistic load scheduling in a uni-processor
 - Loads issue speculatively relative to older stores
 - Stores scan for younger loads to same address have issued
 - Find one? Ordering violation → flush and restart
 - In-flight loads effectively "snoop" older stores from same process
- SC + OOO can be reconciled using same technique
 - · Write bus requests from other processors snoop in-flight loads
 - Think of ROB as extension of the cache hierarchy
 - · MIPS R10K does this
- SC implementable, but overheads still remain:
 - · Write buffer issues
 - Complicated Id/st logic

CS/ECE 752 (Wood): Shared-Memory Multiprocessors

49

Is SC Really Necessary?

- SC
 - + Most closely matches programmer's intuition (don't under-estimate)
 - Restricts optimization by compiler, CPU, memory system
 - Supported by MIPS, HP PA-RISC
- Is full-blown SC really necessary? What about...
 - · All processors see same total order
 - Loads must respect program order
 - Store must respect program order
 - · But loads can move ahead of stores
 - + Allows processors to have in-order write buffers
 - Doesn't confuse programmers too much
 - Total Store Ordering (TSO): e.g., Intel IA-32, SPARC

CS/ECE 752 (Wood): Shared-Memory Multiprocessors

50

Weak Memory Ordering

- · For properly synchronized programs
 - Only acquires/releases must be strictly ordered
- Why? Acquire-release pairs define critical sections
 - Between critical-sections: data is private
 - Globally unordered access OK
 - · Within critical-section: access to shared data is exclusive
 - Globally unordered access also OK
 - · Implication: compiler or dynamic scheduling is OK
 - As long as re-orderings do not cross synchronization points
- Weak Ordering (WO): Alpha, IA-64, PowerPC
 - ISA provides fence insns to indicate scheduling barriers
 - Proper use of fences is somewhat subtle
 - · Use synchronization library, don't write your own

CS/ECE 752 (Wood): Shared-Memory Multiprocessors

SC for DRF

- Sequential Consistency for Data Race Free programs
 - Basis of C++ and Java memory models
 - · Originally defined by Adve and Hill
- Programmers/Compilers must identify synchronization
 - Use acquire and release to synchronize
- Hardware can reorder memory operations within critical sections
 - If a tree falls in the woods, and there is no one there to hear it, does it make a sound?
 - If two memory operations are reordered, but it requires a data race to detect it, does if violate SC for DRF?

CS/ECE 752 (Wood): Shared-Memory Multiprocessors

Multiprocessors Are Here To Stay

- Moore's law is making the multiprocessor a commodity part
 - >1B transistors on a chip, what to do with all of them?
 - · Not enough ILP to justify a huge uniprocessor
 - Really big caches? t_{hit} increases, diminishing %_{miss} returns
- Chip multiprocessors (CMPs)
 - · Multiple full processors on a single chip
 - Example: IBM POWER4: two 1GHz processors, 1MB L2, L3 tags
 - Example: Sun Niagara: 8 4-way FGMT cores, 1.2GHz, 3MB L2
- Multiprocessors a huge part of computer architecture
 - · Another entire course on multiprocessor architecture

CS/ECE 752 (Wood): Shared-Memory Multiprocessors

53

Multiprocessing & Power Consumption

- Multiprocessing can be very power efficient
- · Recall: dynamic voltage and frequency scaling
 - Performance vs power is NOT linear
 - Example: Intel's Xscale
 - 1 GHz → 200 MHz reduces energy used by 30x
- Impact of parallel execution
 - What if we used 5 Xscales at 200Mhz?
 - Similar performance as a 1Ghz Xscale, but 1/6th the energy
 - 5 cores * 1/30th = 1/6th
- · Assumes parallel speedup (a difficult task)
 - Remember Ahmdal's law


CS/ECE 752 (Wood): Shared-Memory Multiprocessors


54


Shared Memory Summary

- Three aspects to global memory space illusion
 - Coherence: consistent view of individual cache lines
 - Implementation? SMP: snooping, MPP: directories
 - Synchronization: regulated access to shared data
 - Key feature: atomic lock acquisition operation (e.g., t&s)
 - Consistency: consistent global view of all memory locations
 - Programmers intuitively expect sequential consistency (SC)
- · How do we implement this
 - Correctly
 - Cost-Effectively
 - TAKE CS/ECE 757!!

CS/ECE 752 (Wood): Shared-Memory Multiprocessors







Cache Coherence and Cache Misses

- A coherence protocol can effect a cache's miss rate (%_{miss})
 - Requests from other processors can invalidate (evict) local blocks
 - 4C miss model: compulsory, capacity, conflict, coherence
 - Coherence miss: miss to a block evicted by bus event
 - As opposed to a processor event

CS/ECE 752 (Wood): Shared-Memory Multiprocessors

• Example: direct-mapped 16B cache, 4B blocks, nibble notation

Cache contents (state:address)	Event	Outcome	
S:0000, M:0010, S:0020, S:0030	Wr:0030	Upgrade Miss	
S:0000, M:0010, S:0020, M:0030	BusRd:0000	Nothing	
S:0000, M:0010, S:0020, M:0030	BusWr:0020	S→I Invalidation Compulsory Miss	
S:0000, M:0010, I :0020, M:0030	Rd:3030		
S:0000, M:0010, I:0020, S:3030	Rd:0020	Coherence Miss	
S:0000, M:0010, S:0020 , S:3030	Rd:0020	Conflict Miss	
S:0000, M:0010, S:0020, S:0030	Kd.0030		

Cache Coherence and Cache Misses

- Cache parameters interact with coherence misses
 - Larger capacity: more coherence misses
 - But offset by reduction in capacity misses
 - Increased block size: more coherence misses
 - False sharing: "sharing" a cache line without sharing data
 - Creates pathological "ping-pong" behavior
 - Careful data placement may help, but is difficult
- Number of processors also affects coherence misses
 - More processors: more coherence misses

CS/ECE 752 (Wood): Shared-Memory Multiprocessors

Coherence Bandwidth Requirements

- · How much address bus bandwidth does snooping need?
 - · Well, coherence events generated on...
 - Misses (only in L2, not so bad)
 - · Dirty replacements
- Some parameters
 - · 2 GHz CPUs, 2 IPC, 33% memory operations,
 - 2% of which miss in the L2, 50% of evictions are dirty
 - (0.33 * 0.02) + (0.33 * 0.02 * 0.50)) = 0.01 events/insn
 - 0.01 events/insn * 2 insn/cycle * 2 cycle/ns = 0.04 events/ns
 - Request: 0.04 events/ns * 4 B/event = 0.16 GB/s = 160 MB/s
 - Data Response: 0.04 events/ns * 64 B/event = 2.56 GB/s
- That's 2.5 GB/s ... per processor
 - With 16 processors, that's 40 GB/s!
 - With 128 processors, that's 320 GB/s!!
 - · Yes, you can use multiple buses... but that hinders global ordering

CS/ECE 752 (Wood): Shared-Memory Multiprocessors

61

More Coherence Bandwidth

- Bus bandwidth is not the only problem
- Also processor snooping bandwidth
 - Recall: snoop implies matching address against current cache tags
 Just a tag lookup, not data
 - 0.01 events/insn * 2 insn/cycle = 0.01 events/cycle per processor
 - With 16 processors, each would do 0.16 tag lookups per cycle
 ± Add a port to the cache tags ... OK
 - With 128 processors, each would do 1.28 tag lookups per cycle
 - If caches implement inclusion (L1 is strict subset of L2)
 - Additional snooping ports only needed on L2, still bad though
- **Upshot**: bus-based coherence doesn't scale beyond 8–16

CS/ECE 752 (Wood): Shared-Memory Multiprocessors

62

Scalable Cache Coherence

- Scalable cache coherence: two part solution
- Part I: bus bandwidth
 - Replace non-scalable bandwidth substrate (bus)...
 - ...with scalable bandwidth one (point-to-point network, e.g., mesh)
- Part II: processor snooping bandwidth
 - Interesting: most snoops result in no action
 - For loosely shared data, other processors probably
 - Replace non-scalable broadcast protocol (spam everyone)...
 - ...with scalable directory protocol (only spam processors that care)

CS/ECE 752 (Wood): Shared-Memory Multiprocessors

63

Spin Lock Strawman (Does not work)

- **Spin lock**: software lock implementation
 - acquire(lock): while (lock != 0); lock = 1;
 - "Spin" while lock is 1, wait for it to turn 0

A0: ld 0(&lock),r6

A1: bnez r6,A0

A2: addi r6,1,r6 A3: st r6,0(&lock)

• release(lock): lock = 0;

R0: st r0,0(&lock) // r0 holds 0

CS/ECE 752 (Wood): Shared-Memory Multiprocessors

Spin Lock Strawman (Does not work)

Processor 0
A0: ld 0(slock),r6
A1: bnez r6,#A0
A2: addi r6,1,r6
A3: st r6,0(slock)
A2: addi r6,1,r6
CRITICAL_SECTION
A3: st r6,0(slock)
CRITICAL_SECTION

- Spin lock makes intuitive sense, but doesn't actually work
 - Loads/stores of two acquire sequences can be interleaved
 - Lock acquire sequence also not atomic
 - Definition of "squeezing toothpaste"
 - Note, release is trivially atomic

CS/ECE 752 (Wood): Shared-Memory Multiprocessors

Better Implementation: SYSCALL Lock

ACQUIRE_LOCK:

A0: enable interrupts
A1: disable interrupts
A2: ld r6,0(&lock)
A3: bnez r6,#A0
A4: addi r6,1,r6
A5: st r6,0(&lock)
A6: enable interrupts
A7: jr \$r31

- Implement lock in a SYSCALL
 - · Kernel can control interleaving by disabling interrupts
 - + Works

65

67

- But only in a multi-programmed uni-processor
- Hugely expensive in the common case, lock is free

CS/ECE 752 (Wood): Shared-Memory Multiprocessors

66

Shared Memory Summary

- Shared-memory multiprocessors
 - + Simple software: easy data sharing, handles both DLP and TLP
 - Complex hardware: must provide illusion of global address space
- Two basic implementations
 - Symmetric (UMA) multi-processors (SMPs)
 - Underlying communication network: bus (ordered)
 - + Low-latency, simple protocols that rely on global order
 - Low-bandwidth, poor scalability
 - Scalable (NUMA) multi-processors (MPPs)
 - Underlying communication network: point-to-point (unordered)
 - + Scalable bandwidth
 - Higher-latency, complex protocols

CS/ECE 752 (Wood): Shared-Memory Multiprocessors

SC + 000 vs. W0

- Big debate these days
 - Is SC + OOO equal to WO performance wise?
 - And if so, which is preferred?
- Another hot button issue
 - Can OOO be used to effectively speculate around locks?
 - · Short answer: yes

CS/ECE 752 (Wood): Shared-Memory Multiprocessors