********** SPICE DECK **********

*** Generated from aoif2201.mag by magic's spice generator
*** technology: scmos
*** extraction style: lambda=1.0
*** units per lambda: dlm V2.20
*** timestamp: 633221029
*** version: dlm V2.2
*** Capacitance Threshold = 5000 units
*** Resistance Scale = 1000 units

M8x40 120 D2 O vdd PMOS W=30.0U L=2.0U
M16x40 O C2 120 vdd PMOS W=30.0U L=2.0U
M24x40 120 B1 vdd vdd PMOS W=22.0U L=2.0U
M32x40 120 A1 vdd vdd PMOS W=22.0U L=2.0U
M12x7 151 D2 gnd gnd NMOS W=15.0U L=2.0U
M16x7 151 C2 O gnd NMOS W=15.0U L=2.0U
M24x7 O B1 150 gnd NMOS W=15.0U L=2.0U
M28x7 150 A1 gnd gnd NMOS W=15.0U L=2.0U
C1 D2 gnd 9.23fF
C2 C2 gnd 7.32fF
C3 120 gnd 148.55fF
C4 O gnd 84.44fF
C6 B1 gnd 7.32fF
C7 A1 gnd 8.69fF
C8 151 gnd 9.31fF
C9 150 gnd 9.31fF

2-micron delay information.

Path	Timing	Nominal Case		Worst Case	
		No Load	1pF	No Load	1pF
A1,B1---O	Pd 0--1	2.39	5.27	5.79	12.43
	Pd 1--0	1.64	3.59	4.98	9.86
	Tr 0--1	3.79	10.63	7.84	19.24
	Tf 1--0	3.59	7.51	7.51	14.80
C2,D2---O	Pd 0--1	2.39	5.27	5.79	12.43
	Pd 1--0	1.14	3.88	3.52	8.99
	Tr 0--1	3.28	10.63	6.69	19.24
	Tf 1--0	2.91	6.73	5.85	13.48

Cell Device Sizes

Transistor	Width (λ)	Length (λ)
52	15	2
51	15	2
50	15	2
53	15	2
23	30	2
22	30	2
21	22	2
20	22	2

Institute for Technology Development

ADVANCED MICROELECTRONICS DIVISION

SCALABLE CMOS (SCMOS) DOUBLE METAL I / C STANDARD CELL LIBRARY	**aoif2201** 2/2_AND/NOR_MUX	DATE: Mar 4,1990 VERSION: dlmV2.2



SYMBOL



Institute for Technology Development

ADVANCED MICROELECTRONICS DIVISION

SCALABLE CMOS (SCMOS) DOUBLE METAL I / C STANDARD CELL LIBRARY	**aoif2201** 2/2_AND/NOR_MUX	DATE: Mar 4,1990 VERSION: dlmV2.2

TERMINAL LOCATION (In Lambda)

GRID	PIN_NAME	Y_LOC	CLASS
1	D2	36	2
2	O	36	0
3	C2	36	2
4	B1	36	1
5	A1	36	1

LOGIC EQUATIONS: O = (AB + CD)'

Truth Table

AB	CD	O
0	0	1