********** SPICE DECK **********

*** Generated from invf101.mag by magic's spice generator
*** technology: scmos
*** extraction style: lambda=1.0
*** units per lambda: dlm V2.20
*** timestamp: 628905226
*** version: dlm V2.2
*** Capacitance Threshold = 5000 units
*** Resistance Scale = 1000 units

M8x44 O 20 vdd vdd PMOS W=26.0U L=2.0U
M8x12 O 20 gnd gnd NMOS W=12.0U L=2.0U
C1 20 gnd 8.21fF
C3 O gnd 80.16fF

2-micron delay information.

Path	Timing	Nominal Case		Worst Case	
		No Load	1pF	No Load	1pF
A1---O	Pd 0--1	0.68	2.72	1.42	6.95
	Pd 1--0	0.22	2.72	0.94	6.15
	Tr 0--1	2.27	6.42	5.40	12.45
	Tf 1--0	2.26	5.47	4.80	10.75

Cell Device Sizes

Transistor	Width (λ)	Length (λ)
50	12	2
20	26	2

Institute for Technology Development

ADVANCED MICROELECTRONICS DIVISION

SCALABLE CMOS (SCMOS) DOUBLE METAL I / C STANDARD CELL LIBRARY	**invf101** INVERTER	DATE: Mar 3,1990 VERSION: dlmV2.2



SYMBOL



Institute for Technology Development

ADVANCED MICROELECTRONICS DIVISION

SCALABLE CMOS (SCMOS) DOUBLE METAL I / C STANDARD CELL LIBRARY	**invf101** INVERTER	DATE: Mar 3,1990 VERSION: dlmV2.2

TERMINAL LOCATION (In Lambda)

GRID	PIN_NAME	Y_LOC	CLASS
1	A1	31	1
2	O	31	0

LOGIC EQUATIONS: O = A'

Truth Table

A	O
0	1