# CS 354 - Machine Organization & Programming Tuesday March 5, and Thursday Mar 7, 2024

Print paper copies of this outline for best use.

Week 07 Activity: Heap Practice Assignment

Project p3A: DUE on or before Friday 3/8 & p3B on 3/15

**Homework 3:** DUE on or before Monday 3/4Learning Objectives

- Describe the relative difference in speed and size of various types of memory and storage.
- Identify and describe the units of transfer used by each storage type.
- Identify and describe case with spatial locality and temporal locality
- Identify good locality in program code
- Explain why programs with good locality work better with caching.
- Compute stride (in words) of array memory accesses
- Determine if common algorithms produce good or bad locality for each type.
- Define and use basic cache terminology
- Convert hex to binary, use bits of an address to determine if the address is in a given cache
- Extract bits and compute the set index, tag bits, and byte, determine if byte is in the cache

#### This Week: MEMORY MANAGEMENT via CACHING blocks of memory for fast access

Memory Hierarchy
Locality & Caching
Bad Locality

Rethinking Addressing
Designing a Cache: Sets and Tags
Basic Cache Lines

Caching: Basic Idea & Terms

Designing a Cache: Blocks

Basic Cache Lines

Basic Cache Lines

Basic Cache Lines

Basic Cache Practice

Next Week: Vary cache set size and Cache Writes

B&O 6.4.3 Set Associative Caches

6.4.4 Fully Associative Caches

6.4.5 Issues with Writes

6.4.6 Anatomy of a Real Cache Hierarchy

6.4.7 Performance Impact of Cache Parameters

Note: p4A and p4B will be released next week

Get p3A and p3B done this week and avoid the rush!


p3 - implement and test alloc (partA) and free (partB) by Monday and submit progress

p3 - implement immediate coalescing by Wednesday and submit progress

p3 - complete testing and debugging by Friday and complete final submission

# **Memory Hierarchy**

\* The memory hierarchygives the illusion of having lots of fast memory.



#### Cache

is a smaller faster mem that acts as a staging area for data stored in a larger slower mem

#### **Memory Units**

word: size used by CPU transfer betweenL1 & CPU

*block*: size used by C transfer between C levels & MM

Memory Transfer Time: https://simple.wikipedia.org/wiki/Orders\_of\_magnitude\_(time)

cpu cycles:used to measure time

latency:memory access time (delay)

# **Locality & Caching**

#### What?

temporal locality:

spatial locality:

locality is designed into

#### Example

```
int sumArray(int a[], int size, int step) {
  int sum = 0;
  for (int i = 0; i < size; i += step)
     sum += a[i];
  return sum;
}</pre>
```

- → List the variables that clearly demonstrate temporal locality.
- → List the variables that clearly demonstrate spatial locality.

stride:

\* The caching system uses localityto predict what the cpu will need in the near future.

How?

cache block:

\* Programs with good localityrun faster since they work better with the caching system!

Why?

### **Bad Locality**

row 0

#### Why is this code bad?

```
int a[ROWS][COLS];

for (int c = 0; c < COLS; c++)
    for (int r = 0; r < ROWS; r++)
        a[r][c] = r * c;</pre>
```

→ How would you improve the code to reduce stride?


#### **Key Questions for Determining Spatial Locality:**

1. What does the memory layout look like for the data?

row 0

2. What is the stride of the code across the data?

# Why is this code bad?



row 1

row 1

row 2

```
struct {
   float rgb[3]; image
   float hsl[3];
} image[HEIGHT][WIDTH];

for (int v = 0; v < 3; v++)
   for (int c = 0; c < WIDTH; c++)
      for (int r = 0; r < HEIGHT; r++) {
      image[r][c].rgb[v] = 0;
      image[r][c].hsl[v] = 0;
}</pre>
```

How would you improve the code to reduce stride?

#### Good or bad locality?

- Instruction Flow: sequencing?
   selection?
- Searching Algorithms:
   linear search


binary search

# Caching: Basic Idea & Terms

**Assume**: Memory is divided into 32 byte blocks and all blocks are already in main memory. Cache L1 has 4 locations to store blocks and L2 has 16 locations to store blocks.

→ Update the memory hierarchy below given blocks are accessed in this sequence: 22,11,22,44,11,33,11,22,55,27,44

# cache miss cold miss capacity miss conflict miss cache hit placement policies 1. 2. replacement policies 1. 2. victim block



working set

# **Designing a Cache: Blocks**

**☀** The bits of an address

# How many bytes in an address space?

Let M

 $M = 2^m$  $m = log_2 M$ 

Thus m is

32-bit Address Breakdown																															
bit 3		24								16							8							0							

# How big is a block?

\* Cache blocks must be big enough but small enough

Let B be

$$B = 2^b$$
$$b = log_2B$$

b bits:

word offset

byte offset

> What is the problem with using the most significant bits (left side) for the b bits?


How many 32-byte blocks of memory in a 32-bit address space?

\* The remaining bits of an address

# **Rethinking Adressing**


- \* An address identifies
- \* An address is

#### 32-bit Address Breakdown



#### **Memory Access in Caching System**

- step 1. Identify which
- step 2. Identify which
- step 3. Identify which



# **Designing a Cache: Sets & Tags**

- \* A cache must be searched
  - → Problem?

Improvement?

<u>set</u>:


- \* The block number bits of an address
  - 1.
  - 2.

How many sets in the cache?

Let S be

$$S = 2^{S}$$
  
 $S = log_2 S$ 

32-bit Address Breakdown




b bits

<u>s bits</u>:

- What is the problem with using the most significant bits (left side) for the s bits?
- → How many blocks map to each set for a 32-bit AS and a cache with 1024 sets? 8192 sets?

Since different blocks map to the same set how do we know which block is in a set?



t bits:


₩ When a block is copied into a cache

#### **Basic Cache Lines**

#### What? A line is

- **♦**
- •
- \* In our basic cache each cache set

# **Basic Cache Diagram**




→ How do you know if a line in the cache is used or not?

→ How big is a basic cache given S sets with blocks having B bytes?

# **Basic Cache Operation**

#### **Basic Cache Diagram**



→ How big is this basic cache?

# How does a cache process a request for a word at a particular address?

- 1. Set Selection
- 2. Line Matching

32-bit Address Breakdown
bit 31 24 16 8 0
t bits s bits b bits


if no match or valid bit is 0

if match and valid bit is 1

#### **Basic Cache Practice**

# You are given the following 32-bit address breakdown used by a cache:

→ How big are the blocks?



- → How many sets?
- → How big is this basic cache?

Assume the cache design above is given the following specific address: 0x07515E2B

- → Which set should be checked given the address above?
- → Which word in the block does the L1 cache access for the address?
- Which byte in the word does the address specify?

Assume address above maps to a set with its line having the following V status and tag.

- → Does the address above produce a hit or miss?
  - V tag
  - **1.)** 1 0x0750
  - **2.)** 0 0x0750
  - 3.) 1 0x00EA
  - 4.) 0 0x00EA