CS 354 - Machine Organization & Programming Tuesday Mar 12, and Thursday Mar 14,2024

Midterm Exam 2 - Thursday April 4th, 7:30 - 9:30 pm

- UW ID required
- #2 pencils required
- closed book, no notes, no electronic devices (e.g., calculators, phones, watches) see "Midterm Exam 2" on course site Assignments for topics

Project p3: DUE on or before Friday, Mar 15

Homework hw4: DUE on or before Monday Mar 18,

Project p4A: DUE on or before Thurs Mar 21,

Project p4AQuestions: DUE on or before Thurs Mar 21,

Project p4B: DUE on or before Friday Apr 5,

Learning Objectives

- determine hit or miss given address and cache contents
- determine set number (index) from s-bits
- determine if an address is within a given block
- explain the effect of cache configuration on given sequence of address (working set)
- explain difference btw direct mapped, fully associative, and set associative caches
- implement Least Frequently Used replacement policies
- implement Least Recently Used replacement policy
- explain diff btw write-through, write-back, no-write allocate, write allocate caches
- compare cache performance of different cache configurations for working set sequence
- describe the impact of stride and the scales of the memory mountain


This Week

Finish L14 (bring W7 outline) Direct Mapped Caches - Restrictive Fully Associative Caches - Unrestrictive Set Associative Caches - Sweet! Replacement Policies	Writing to Caches Cache Performance Impact of Stride Memory Mountain C, Assembly, and Mach Code
Next Week: Assembly Language Instr. B&O Chapter 3 Intro 3.1 A Historical Perspective 3.2 Program Encodings 3.3 Data Formats	3.4 Accessing Information 3.5 Arithmetic and Logical Control 3.6 Control


Direct Mapped Caches - Restrictive

Direct Mapped Cache is a cache

→ What is the address breakdown if blocks are 32 bytes and there are 1024 sets?



 \rightarrow Is the cache operation fast O(1) or slow O(S) where S is the number of sets?




→ What happens when two different memory blocks map to the same set?

※ Appropriate for


Fully Associative Caches - Unrestrictive

Fully Associative Cache is a cache

→ What is the address breakdown if blocks are 32 bytes and there are 1024 sets?



 \rightarrow Is the cache operation fast O(1) or slow O(E) where E is the number of lines?




- → What happens when two different memory blocks map to the same set?
- → How many lines should a fully associative cache have?
- **※** Appropriate for

Set Associative Caches - Sweet!

<u>Set Associative Cache</u> is a cache commonly used today

→ What is the address breakdown if blocks are 32 bytes and there are 1024 sets?

3 Z -1)I	[/	4	a	ar	е	S	S	E	r	28	ar	(C	IC	W	٧r	1								
bit 3	31	-					2	2 4	4							1 (6				8				0



Let E be


E = 4 is

E = 1 is

* C = (S, E, B, m)

Let C be

- \rightarrow How big is a cache given (1024, 4, 32, 32)?
- → What happens when E+1 different memory blocks map to the same set?



Replacement Policies

Assume the following sequence of memory blocks

are fetched into the same set of a 4-way associative cache that is initially empty: b1, b2, b3, b1, b3, b4, b4, b7, b1, b8, b4, b9, b1, b9, b9, b2, b8, b1

1. Random Replacement

→ Which of the following four outcomes is possible after the sequence finishes? Assume the initial placement is random.

L0 L1 L2 L3 1. b9 b1 b8 b2 2. b1 b2 -- b8 3. b1 b4 b7 b3

4. b1 b2 b8 b1

2. <u>Least Recently Used</u> (LRU)

→ What is the outcome after the sequence finishes?

Assume the initial placement is in ascending line order (left to right below).

L0 L1 L2 L3

3. <u>Least Frequently Used</u> (LFU)

→ Which blocks will remain in the cache after the sequence finishes?

* Exploiting replacement policies

Writing to a Cache

Write Hits

₩ Writing data requires that

occur when writing to a block

Copyright © 2016-2024 Jim Skrentny

→ When should a block be updated in lower memory levels?

1. Write Through:
2. <i>Write Back</i> :
Write Misses
occur when writing to a block
→ Should space be allocated in this cache for the block being changed?
1. No Write Allocate:
2. <u>Write Allocate</u> :
Typical Designs
1. Write Through paired with
2. Write Back paired with
→ Which best exploits locality?

CS 354 (2024): L16 - 6

Cache Performance

Metrics hit rate hit time miss penalty, Larger Blocks (S and E unchanged) hit rate hit time miss penalty THEREFORE More Sets (B and E unchanged) hit rate hit time miss penalty **THEREFORE** More Lines E per Set (B and S unchanged) hit rate hit time miss penalty **THEREFORE** Intel Quad Core i7 Cache (gen 7) all: 64 byte blocks, use pseudo LRU, write back L1: 32KB, 4-way Instruction & 32KB 8-way Data, no write allocate L2: 256KB, 8-way, write allocate L3: 8MB, 16-way (2MB/Core shared), write allocate

Impact of Stride

Stride Misses

Example:

```
int initArray(int a[][8], int rows) {
  for (int i = 0; i < rows; i++)
    for(int j = 0; j < 8; j++)
        a[i][j] = i * j;
}</pre>
```

→ Draw a diagram of the memory layout of the first two rows of a:



Assume: a is aligned with cache blocks is too big to fit entirely into the cache words are 4 bytes, block size is 16 bytes

direct-mapped cache is initially empty, write allocate used

→ Indicate the order elements are accessed in the table below and mark H for hit or M for miss:

a[i][j]	j = 0	1	2	3	4	5	6	7
i = 0								
1								

 \rightarrow Now exchange the <code>i</code> and <code>j</code> loops mark the table again:

a[i][j]	j = 0	1	2	3	4	5	6	7
i = 0								
1								


Memory Mountain

Independent Variables

stride - 1 to 16 double words step size used to scan through array size - 2K to 64 MB arraysize

Dependent Variable

read throughput - 0 to 7000 MB/s



Temporal Locality Impacts

Spatial Locality Impacts

* Memory access speed is not characterized

C, Assembly, & Machine Code

C Function

int accum = 0;int sum(int x, int y) sum: int t = x + y; accum += t; return t; }

Assembly (AT&T)

```
ret
```

Machine (hex)

```
C3
```

C

- → What aspects of the machine does C hide from us?

Assembly (ASM)

- → What ISA (Instruction Set Architecture) are we studying?
- → What does assembly remove from C source?
- → Why Learn Assembly?
 - 1.
 - 2.
 - 3.

Machine Code (MC) is

- → How many bytes long is an IA-32 instructions?