

# **Optimal Spilling for CISC Machines**

## **with Few Registers**

**Andrew Appel**

Princeton University

**Lal George**

Bell Labs

June 20, 2001

# The Problem

**Few Registers  $\Rightarrow$  Spilling!**

Total Instructions	Static number of Spill instructions
163,355	84      22,123 K = 32    K = 8 14%

# CISC Machines

## Allow memory operands

Can **free** the register **t** in the instruction:

$$t \leftarrow t \oplus s$$

by generating:

$$\text{mem}_t \leftarrow \text{mem}_t \oplus s$$

Traditional register allocators:

$$\begin{array}{l} r \quad \leftarrow \quad \text{mem}_t \\ r \quad \leftarrow \quad r \oplus s \\ \text{mem}_t \quad \leftarrow \quad r \end{array}$$

# Register allocation using integer linear programming

Ken Wilkens, T. Kong, D. Goodwin ['96, '98]

**Solve the allocation problem in its entirety!**

- Can exhibit **long solve times** for small programs.
- Published literature is **difficult and complex**.
- “The performance results are all in the details”

# Our Approach

## Phase I: Optimal Spilling

At a program point, should each variable be in a register or memory?

- At **most**  $K$  live variables at any point

## Phase II: Register Assignment

Which register?

- **Guaranteed** not to insert spills.

# Phase I

## Optimal Spilling

### Register or memory?



- 0-1 integer linear program.
- Solved **optimally** and **quickly** .
- Modelled in **AMPL**
  - ▷ **Extremely simple**
  - ▷ **No special tuning required**
- At most **K** live variables at **any** program point.

# Phase I — in more detail

## Pseudo registers and input flowgraph

Set **V** of Pseudo registers = {  $v_1$   $v_2$  ... }

Set **P** of Program points = {  $p_1$   $p_2$  ... }



# Linear programming variables

## Just 4 kinds of LP variables

For all live variables  $v$  at each program point  $p$ :

Variable	Description
$\text{load}_p^v$	at $p$ , $v$ must be <b>loaded from memory</b>
$\text{store}_p^v$	at $p$ , $v$ must be <b>stored to memory</b>
$\text{inReg}_p^v$	at $p$ , $v$ <b>continues in a register</b>
$\text{inMem}_p^v$	at $p$ , $v$ <b>continues in memory</b>

**Liveness constraint:**  $\text{load}_p^v + \text{store}_p^v + \text{inReg}_p^v + \text{inMem}_p^v = 1$



# Using Linear Programming Results

## Program LP Results Final Program

- $p_j$   $\text{load}_{p_j}^V = 1$

- $p_j$   $v \leftarrow \text{mem}_v$

---

- $p_k$   $\text{inMem}_{p_k}^W = 1$


$$v \leftarrow v \oplus w$$

- $p_k$   $v \leftarrow v \oplus \text{mem}_w$


- $p_l$   $v \leftarrow w$
- $p_m$   $\text{store}_{p_m}^V = 1$

- $p_l$   $\text{mem}_v \leftarrow w$
- $p_m$


# Compiler Organization




# Constraints



$$\text{inReg}_{p_1}^V + \text{load}_{p_1}^V = 1$$




$$\text{inReg}_{p_2}^V + \text{store}_{p_2}^V = 1$$




$$\text{inReg}_{p_1}^W + \text{load}_{p_1}^W = 1$$

$$\text{inReg}_{p_1}^X + \text{load}_{p_1}^X = 1$$

$$\text{inReg}_{p_2}^V + \text{store}_{p_2}^V = 1$$



# Splits



$$\text{load}_{p1}^W + \text{inReg}_{p1}^W = \text{store}_{p2}^V + \text{inReg}_{p2}^V$$

inMem<sup>w</sup><sub>p1</sub>  
+  
store<sup>w</sup><sub>p1</sub>


inMem<sup>v</sup><sub>p2</sub>  
+  
load<sup>v</sup><sub>p2</sub>

# Coloring constraint

$$\sum_v \text{store}_p^v + \sum_v \text{inReg}_p^v \leq K$$



• p



$$\sum_v \text{inReg}_p^v + \sum_v \text{load}_p^v \leq K$$

# Objective cost function

Minimize the **weighted cost** of:

- inserted **loads** and **stores** from  $\text{load}_p^V$  and  $\text{store}_p^V$ ,
- Penalty for using memory operands

where

$$t \leftarrow t \oplus s$$

is rewritten to

$$\text{mem}_t \leftarrow \text{mem}_t \oplus s$$

## Phase II: In more detail

**Which register?**

**Should be done without further spilling!**

However . . .

no more than **K** live variables at any point!



# Register Assignment


**Aggregate register pressure is insufficient!!**

Suppose  $K = 2$

Live variables

Point	Live
$p_i$	$\{X, Y\}$
$p_j$	$\{Y, Z\}$
$p_k$	$\{Z, X\}$

Interference graph





# Optimistic coalescing

- Insert **parallel copies** before every instruction.
- Resulting interference graph **guaranteed** to be colorable.
- Paper defines the **Optimal Coalescing Problem**.
- Our solution based on the Park and Moon optimistic coalescing.
  - ▷ **Details in the paper**

# Phase I


## Time to solve optimally





# Static spill statistics

	Spills		Reloads		Memory Instructions	
	Base	Opt	Base	Opt	Base	Opt
<b>Total</b>	<b>3040</b>	<b>4310</b>	<b>6771</b>	<b>3804</b>	<b>12312</b>	<b>5009</b>



# Execution Speed

Benchmark	Base	Opt	Speedup %
barnes-hut	2.92s	2.92s	0.0
boyer	12.57	12.49	0.0
mlyacc	9.14	9.11	0.0
tsp	6.92	6.77	2.2
lexgen	9.08	8.84	2.7
count-graphs	24.07	22.15	8.7
icfp00	109.29	99.72	9.6
fft	8.58	7.80	10.0
logic	5.10	4.61	10.6
knuth-bendix	8.08	7.22	11.9
mandelbrot	27.92	23.21	20.3
life	19.03	15.24	24.9
simple	31.53	25.12	25.5

# Contributions

- **A two phase approach**
- **An integer linear program that is:**
  - ▷ **Extremely simple**
  - ▷ **Requires no fine tuning**
  - ▷ **Solved quickly**
- **Effective!**
  - ▷ **Production quality compilers.**
  - ▷ **Highly dependent on good integer IL solvers.**