## **Reading Assignment**

S. Kurlander, T. Proebsting and C. Fischer, "Efficient Instruction Scheduling for Delayed-Load Architectures," ACM Transactions on Programming Languages and Systems, 1995. (Linked from class Web page)

# Allocatable

**Allocation** 

code generation.

Explicitly allocated and freed; used to hold a variable, literal or temporary.
On SPARC: Local registers & unused In registers.

"On the Fly" Local Register

Allocate registers as needed during

Partition registers into 3 classes.

Reserved

Reserved for specific purposes by OS or software conventions.

On SPARC: **%fp**, **%sp**, return address register, argument registers, return value register.

CS 701 Fall 2005

52

CS 701 Fall 2005®

\_\_\_\_\_

#### Work

Volatile—used in short code sequences that need to use a register.

On SPARC: %g1 to %g4, unused out registers.

## **Register Targeting**

Allow "end user" of a value to state a register preference in AST or IR.

or

Use Peephole Optimization to eliminate unnecessary register moves.

or

Use *preferencing* in a graph coloring register allocator.

## **Register Tracking**

Improve upon standard getReg/ freeReg allocator by *tracking* (remembering) register contents.

Remember the value(s) currently held within a register; store information in a *Register Association List*.

Mark each value as *Saved* (in memory) or *Unsaved* (in memory).

Each value in a register has a *Cost*. This is the cost (in instructions) to restore the value to a register.

The cost of allocating a register is the sum of the costs of the values it holds.

$$Cost(register) = \sum_{\text{values} \in register} cost(values)$$

When we allocate a register, we will choose the *cheapest* one.

If 2 registers have the same cost, we choose that register whose values have the *most distant* next use. (Why most distant?)

#### Costs for the SPARC

- O Dead Value
- 1 Saved Local Variable
- 1 Small Literal Value (13 bits)
- 2 Saved Global Variable
- 2 Large Literal Value (32 bits)
- 2 Unsaved Local Variable
- 4 Unsaved Global Variable

CS 701 Fall 2005<sup>©</sup>

56

CS 701 Fall 2005

# **Register Tracking Allocator**

- Once a value becomes dead, it may be purged from the register association list without any saves.
- Values no longer used, but unsaved, can be purged (and saved) at zero cost.
- Assignments of a register to a simple variable may be delayed—just add the variable to the Register's Association List entry as unsaved.

The assignment may be done later or made *unnecessary* (by a later assignment to the variable)

 At the end of a basic block all unsaved values are stored into memory.

## **Example**

```
int a,b,c,d; // Globals
a = 5;
b = a + d;
c = b - 7;
b = 10;
```

#### Naive Code

```
mov
      5,%10
st
      %10,[a]
ld
      [a],%10
ld
      [d],%11
add
      %10,%11,%10
st
      %10,[b]
ld
      [b],%10
      %10,7,%10
sub
      %10,[c]
st
      10,%10
mov
      %10,[b]
st
```

18 instructions are needed (memory references take 2 instructions)

## With Register Tracking

Instruction Generated	%10	%11
mov 5,%10	5(S)	
! Defer assignment to a	5(S), a(U)	
ld [d], %11	5(S), a(U)	d(S)
!d unused after next inst		
add %10,%11,%11	5(S), a(U)	b(U)
!b is dead after next inst		
sub %11,7,%11	5(S), a(U)	c(U)
! %11 has lower cost		
st %11, [c]	5(S), a(U)	
mov 10, %11	5(S), a(U)	b(U), 10(S)
! save unsaved values		
st %10, [a]		b(U), 10(S)
st %11,[b]		

12 instructions (rather than 18)

CS 701 Fall 2005<sup>©</sup>

CS 701 Fall 2005<sup>©</sup>

### Pointers, Arrays and Reference **Parameters**

When an array, reference parameter or pointed-to variable is read, all unsaved register values that might be aliased must be stored.

When an array, reference parameter or pointed-to variable is written, all unsaved register values that might be aliased must be stored, then cleared from the register association list.

Thus if a[3] is in a register and a[i] is assigned to, a[3] must be stored (if unsaved) and removed from the association list.

## **Optimal Expression Tree** Translation—Sethi-Ullman **Algorithm**

Reference: R. Sethi & J. D. Ullman, "The generation of optimal code for arithmetic expressions," Journal of the ACM, 1970.

Goal: Translate an expression tree using the *fewest* possible registers.

Approach: Mark each tree node, N, with an Estimate of the minimum number of registers needed to translate the tree rooted by N.

Let RN(N) denote the Register Needs of node N.

In a Load/Store architecture (ignoring immediate operands):

RN(leaf) = 1


RN(Op) =

If RN(Left) = RN(Right)

Then RN(Left) + 1

Else Max(RN(Left), RN(Right)

#### Example:



S 701 Fall 2005<sup>®</sup> 64 CS 701 Fall 2005<sup>®</sup>

# Specification of SU Algorithm

TreeCG(tree \*T, regList RL);

#### Operation:

- Translate expression tree T using only registers in RL.
- RL must contain at least 2 registers.
- Result of T will be computed into head(RL).

## **Key Insight of SU Algorithm**

Translate subtree that needs more registers *first*.

Why?


After translating one subtree, we'll need a register to hold its value.

If we translate the more complex subtree first, we'll still have enough registers to translate the less complex expression (without *spilling* register values into memory).

# **Summary of SU Algorithm**


if T is a node (variable or literal) load T into R1 = head(RL)else (T is a binary operator) Let R1 = head(RL)Let R2 = second(RL)if RN(T.left) >= Size(RL) and RN(T.right) >= Size(RL) (A spill is unavoidable) TreeCG(T.left, RL) Store R1 into a memory temp TreeCG(T.right, RL) Load memory temp into R2 Generate (OP R2,R1,R1) elsif RN(T.left) >= RN(T.right) TreeCG(T.left, RL) TreeCG(T.right, tail(RL)) Generate (OP R1,R2,R1) else TreeCG(T.right, RL) TreeCG(T.left, tail(RL)) Generate (OP R2,R1,R1)

# **Example (with Spilling)**



Assume only 2 Registers; RL = [%10,%11]

We Translate the left subtree first (using 2 registers), store its result into memory, translate the right subtree, reload the left subtree's value, then do the final operation.



ld [A], %10

ld [B], %11

sub %10,%11,%10

st %10, [temp]

ld [C], %10

ld [D], %l1

add %10,%11,%10

ld [temp], %l1

add %11,%10,%10


CS 701 Fall 2005<sup>©</sup>

68

CS 701 Fall 2005®

69


# Larger Example



Assume 3 Registers;

RL = [\$10,\$11,\$12]

Since right subtree is more complex, it is translated first.



ld [C], %10

ld [D], %11

add %10,%11,%10

ld [E], %l1

ld [F], %12

mul %11,%12,%11

add %10,%11,%10

ld [A], %l1

ld [B], %12

sub %11,%12,%11

add %11,%10,%10


## **Refinements & Improvements**

 Register needs rules can be modified to model various architectural features.

For example, Immediate operands, that need not be loaded into registers, can be modeled by the following rule:

RN(literal) = 0 if literal may be used as an immediate operand

 Commutativity & Associativity of operands may be exploited:




CS 701 Fall 2005<sup>©</sup>

72

CS 701 Fall 2005®

---


When more registers are used, there is often more potential for parallel evaluation:



Here as many as *four* registers may be used to increase parallelism.

# Is Minimizing Register Use Always Wise?

SU minimizes the *number* of registers used but at the *cost* of reduced ILP.



Since only 2 registers are used, there is little possibility of parallel evaluation.

# Optimal Translation for DAGs is Much Harder

If variables or expression values may be *shared* and *reused*, optimal code generation becomes NP-Complete.

Example: a+b\*(c+d)+a\*(c+d)

We must decide how long to hold each value in a register. Best orderings may "skip" between subexpressions

Reference: R. Sethi, "Complete Register Allocation Problems," *SIAM Journal of Computing*, 1975.