# Code Scheduling

Modern processors are pipelined.

They give the impression that all instructions take unit time by executing instructions in *stages* (steps), as if on an assembly line.

Certain instructions though (loads, floating point divides and square roots, delayed branches) take more than one cycle to execute.

These instructions may *stall* (halt the processor) or require a nop (null operation) to execute properly.

A *Code Scheduling* phase may be needed in a compiler to avoid stalls or eliminate nops.

# Scheduling Expression DAGs

After generating code for a DAG or basic block, we may wish to schedule (reorder) instructions to reduce or eliminate stalls.

A *Postpass Scheduler* is run after code selection and register allocation.

Postpass schedulers are very general and flexible, since they can be used with code generated by any compiler with any degree of optimization

*But*, since they can't modify register allocations, they can't always avoid stalls.

CS 701 Fall 2005

178

CS 701 Fall 2005

# **Dependency DAGs**

Obviously, not all reorderings of generated instructions are acceptable.

Computation of a register value must precede all uses of that value.

A store of a value must precede all loads that might read that value.

A *Dependency Dag* reflects essential ordering constraints among instructions:

- Nodes are Instructions to be scheduled.
- An arc from Instruction i to Instruction j indicates that i must be executed before j may be executed.

# Kinds of Dependencies

We can identify several kinds of dependencies:

• True Dependence:

An operation that uses a value has a true dependence (also called a flow dependence) upon an earlier operation that computes the value. For example:

mov 1, %12 add %12, 1, %12

• Anti Dependence:

An operation that writes a value has a anti dependence upon an earlier operation that reads the value. For example:

```
add %12, 1, %10
mov 1, %12
```



Collectively, true, anti and output dependencies are called data dependencies. Data dependencies constrain the order in which instructions may be executed.

## Example

Consider the code that might be generated for

a = ((a+b) + (c\*d)) + ((c+d) \* d);We'll assume 4 registers, the minimum possible, and we'll reuse already loaded values.

Assume a 1 cycle stall between a load and use of the loaded value and a 2 cycle stall between a multiplication and first use of the product.

CS 701 Fall 2005

1. ld [a], %r1 2. ld [b], %r2 Stall 3. **add** %r1,%r2,%r1 4. ld [c], %r2 5. ld [d], %r3 Stall 6. smul %r2,%r3,%r4 Stall\*2 7. add %r1,%r4,%r1 8. **add** %r2,%r3,%r2 9. smul %r2,%r3,%r2 - Stall\*2 10. **add** %r1,%r2,%r1 11. st %r1,[a] (6 Stalls Total) 2 6 8

CS 701 Fall 2005

182

**Scheduling Requires Topological Traversal** 

> Any valid code schedule is a *Topological Sort* of the dependency dag.

To create a code schedule you

- (1) Pick any root of the Dag.
- (2) Remove it from the Dag and schedule it.
- (3) Iterate!

Choosing a *Minimum Delay* schedule is NP-Complete:

"Computers and Intractability," M. Garey and D. Johnson, W.H. Freeman, 1979.

#### Dynamically Scheduled (Out of Order) Processors

To avoid stalls, some processors can execute instructions *Out of Program Order*.

If an instruction can't execute because a previous instruction it depends upon hasn't completed yet, the instruction can be "held" and a successor instruction executed instead.

When needed predecessors have completed, the held instruction is released for execution.



CS 701 Fall 2005®

# Limitations of Dynamic Scheduling

- 1. Extra processor complexity.
- 2. Register renaming (to avoid *False Dependencies*) may be needed.
- 3. Identifying instructions to be delayed takes time.
- 4. Instructions "late" in the program can't be started earlier.

# **Reading Assignment**

- Read Goodman and Hsu's paper, "Code Scheduling and Register Allocation in Large Basic Blocks."
- Read Bernstein and Rodeh's paper, "Global Instruction Scheduling for Superscalar Machines." (Linked from the class Web page.)





**False Dependencies** 

We still have delays in the schedule that was produced because of "false dependencies."

Both b and c are loaded into %r2. This limits the ability to move the load of c prior to any use of %r2 that uses b.

To improve our schedule we can use a processor that renames registers *or* allocate additional registers to remove false dependencies.



# **Compiler Renaming**

A compiler can also use the idea of renaming to avoid unnecessary stalls.

An extra register may be needed (as was the case for scheduling expression trees).

Also, a *round-robin* allocation policy is needed. Registers are reused in a *cyclic* fashion, so that the most recently freed register is reused last, not first.

CS 701 Fall 2005®





CS 701 Fall 2005®

# **Balanced Scheduling**

When scheduling a load, we normally anticipate the best case, a hit in the primary cache.

On older architectures this makes sense, since we stall execution on a cache miss.

Many newer architectures are non*blocking*. This means we can continue execution after a miss until the loaded value is used.

Assume a Cache miss takes N cycles (N is typically 10 or more).

Do we schedule a load anticipating a 1 cycle delay (a hit) or an N cycle delay (a miss)?

CS 701 Fall 2005

But things become more complex with multiple loads Inst1 load1 load2 Inst3 An Optimistic Schedule is load1 Better for hits: Inst1 same for misses. load2 Inst2 Inst3 A Pessimistic Schedule is 

load1	Worse for hits;
Inst1	same for misses.
Inst2	
load2	
Inst3	

Neither *Optimistic Scheduling* (expect a hit) nor *Pessimistic Scheduling* (expect a miss) is always better.

#### Consider

Inst2 load Inśt3 Inst4

An Optimistic Schedule is

load Inst2 Inst1 Inst3 Inst4	Fine for a hit; inferior for a miss.
A Pessimistic Schedule is	
load Inst2 Inst3 Inst1 Inst4	Fine for a hit; better for a miss.

CS 701 Fall 2005

198





# Idea of the Algorithm

Look at each Instruction, i, in the Dependency DAG.

Determine which loads can run in parallel with i and use all (or part) of i's execution time to cover the latency of these loads.

CS 701 Fall 2005®

Compute available latency of each load: Give each load instruction an initial latency of 1. For (each instruction i in the Dependency DAG) do: **Consider Instructions Independent** of i:  $G_{ind} = DepDAG -$ (AllPred(i) U AllSucc(i) U {i}) For (each connected subgraph c in G<sub>ind</sub>) do: Find m = maximum number of load instructions on any path in c. For (each load d in c) do: add 1/m to d's latency.

# Computing the Schedule Using Adjusted Latencies

Once latencies are assigned to each load (other instructions have a latency of 1), we annotate each instruction in the Dependency DAG with its critical path weight: the maximum latency (along any path) from the instruction to a Leaf of the DAG.

Instructions are scheduled using critical path values; the root with the highest critical path value is always scheduled next. In cases of ties (same critical path value), operations with the longest latency are scheduled first.

204





CS 701 Fall 2005®

206

CS 701 Fall 2005®