## **Reading Assignment**

- Read Goodman and Hsu's paper, "Code Scheduling and Register Allocation in Large Basic Blocks."
- Read Bernstein and Rodeh's paper, "Global Instruction Scheduling for Superscalar Machines." (Linked from the class Web page.)

CS 701 Fall 2003<sup>®</sup> 189 CS 701 Fall 2003<sup>®</sup> 19

(c) Which root has the longest weighted path to a leaf (using instruction delays as the weight). (The "critical path" in the DAG gets priority.)

# Gibbons & Muchnick Postpass Code Scheduler

- 1. If there is only one root, schedule it.
- If there is more than one root, choose that root that won't be stalled by instructions already scheduled.
- If more than one root can be scheduled without stalling, consider the following rules (in order);
  - (a) Does this root stall any of its successors?(If so, schedule it immediately.)
  - (b) How many new roots are exposed if this node is scheduled? (More is better.)

```
Example
 1. ld
          [a], %r1 //Longest path
          [b], %r2 //Exposes a root
 2.
    ld
          [d], %r3 //Not delayed
 5. 1d
          %r1,%r2,%r1 //Only choice
 3. add
          [c], %r2 //Only choice
 4. ld

 5. smul %r2,%r3,%r4 //Stalls succ.

    add
          %r2,%r3,%r2 //Not delayed
    smul %r2,%r3,%r2 //Not delayed
 7.
    add
          %r1,%r4,%r1 //Only choice
          %r1,%r2,%r1 //Only choice
 10. add
 11. st
          %r1,[a]
                     (2 Stalls Total)
```

# **False Dependencies**

We still have delays in the schedule that was produced because of "false dependencies."

Both b and c are loaded into %r2.
This limits the ability to move the load of c prior to any use of %r2 that uses b.

To improve our schedule we can use a processor that renames registers *or* allocate additional registers to remove false dependencies.

## Register Renaming

Many out of order processors automatically rename distinct uses of the same architectural register to distinct internal registers.

#### Thus

```
ld [a],%r1
ld [b],%r2
add %r1,%r2,%r1
ld [c],%r2
```

is executed as if it were

```
ld [a],%r1
ld [b],%r2
add %r1,%r2,%r3
ld [c],%r4
```

Now the final load can be executed prior to the add, eliminating a stall.

CS 701 Fall 2003<sup>©</sup>

193

CS 701 Fall 2003<sup>©</sup>

...

# Compiler Renaming

A compiler can also use the idea of renaming to avoid unnecessary stalls.

An extra register may be needed (as was the case for scheduling expression trees).


Also, a *round-robin* allocation policy is needed. Registers are reused in a *cyclic* fashion, so that the most recently freed register is reused last, not first.

# **Example**

```
1. ld
        [a], %r1
2. ld
        [b], %r2
                         Stall
        %r1,%r2,%r1
3. add
  ld
        [c], %r3
5. 1d
        [d], %r4
                         Stall
6. smul %r3,%r4,%r5
                         Stall*2
7. add %r1,%r5,%r2
8. add
        %r3,%r4,%r3
9. smul %r3,%r4,%r3
                        -Stall*2
        %r2,%r3,%r2
10. add
11. st
        %r2,[a]
                   (6 Stalls Total)
```

# After Scheduling:

```
ld
         [C], %r3 //Longest path
5.
   ld
         [d], %r4
                   //Exposes a root
1.
   ld
         [a],%r1
                  //Stalls succ.
2.
   ld
         [b], %r2 //Exposes a root
   smul %r3,%r4,%r5 //Stalls succ.
         %r3,%r4,%r3 //Longest path
   add
   smul %r3,%r4,%r3 //Stalls succ.
   add
         %r1,%r2,%r1 //Only choice
   add
         %r1,%r5,%r2 //Only choice
10. add
         %r2,%r3,%r2 //Only choice
11. st
         %r2,[a]
                    (0 Stalls Total)
```



**Balanced Scheduling** 

When scheduling a load, we normally anticipate the *best* case, a hit in the primary cache.

On older architectures this makes sense, since we stall execution on a cache miss.

Many newer architectures are *non-blocking*. This means we can continue execution after a miss until the loaded value is used.

Assume a Cache miss takes N cycles (N is typically 10 or more).

Do we schedule a load anticipating a 1 cycle delay (a hit) or an N cycle delay (a miss)?

CS 701 Fall 2003<sup>©</sup>


197

CS 701 Fall 2003®

198

Neither *Optimistic Scheduling* (expect a hit) nor *Pessimistic Scheduling* (expect a miss) is *always* better.

#### Consider




#### An Optimistic Schedule is

load Fine for a hit; Inst2 inferior for a miss. Inst1 Inst3 Inst4

#### A Pessimistic Schedule is

load Fine for a hit; lnst2 better for a miss. lnst3

Inst1 Inst4 But things become more complex with multiple loads



### An Optimistic Schedule is

load1 Better for hits; Inst1 same for misses. load2 Inst2 Inst3

#### A Pessimistic Schedule is


load1 Worse for hits; Inst1 same for misses. Inst2 load2

Inst3

#### **Balance Placement of Loads**

Eggers suggests a balanced scheduler that spaces out loads, using available independent instructions as "filler."

The insight is that scheduling should not be driven by worst-case latencies but rather by available *Independent* Instructions.



#### it produces

load	Good; maximum
Inst2	distance between
Inst3	load and Inst1 in
Inst1	case of a miss.
Inst4	5255 51 <b>u</b> 1111551

----

CS 701 Fall 2003<sup>©</sup>

load2 Inst3

balanced scheduling produces

load1 Good for hits;
Inst1 as good as
load2 possible for misses.
Inst2
Inst3

Inst1

For

load1

# Idea of the Algorithm

Look at each Instruction, i, in the Dependency DAG.

Determine which loads can run in parallel with i and use all (or part) of i's execution time to cover the latency of these loads.

Compute available latency of each load:

Give each load instruction an initial latency of 1.

For (each instruction i in the Dependency DAG) do:

Consider Instructions Independent of i

 $G_{ind} = DepDAG -$ 

(AllPred(i) U AllSucc(i) U {i})

For (each connected subgraph c in G<sub>ind</sub>) do:

Find m = maximum number of load instructions on any path in c.


For (each load d in c) do: add 1/m to d's latency.

# **Computing the Schedule Using Adjusted Latencies**

Once latencies are assigned to each load (other instructions have a latency of 1), we annotate each instruction in the Dependency DAG with its critical path weight: the maximum latency (along any path) from the instruction to a Leaf of the DAG.

Instructions are scheduled using critical path values; the root with the highest critical path value is always scheduled next. In cases of ties (same critical path value), operations with the longest latency are scheduled first.


**Example** 



	Ld 1	Ld 2	Ld 3	Ld 4	I1	12	13	14	15	Latency
Load1										1+0 = 1
Load2				1/2		1/2	1/2	1/2		1+2 = 3
Load3				1/2		1/2	1/2	1/2		1+2 = 3
Load4		1	1					1		1+3 = 4

CS 701 Fall 2003® 205 CS 701 Fall 2003®

## Using the annotated Dependency Dag, instructions can be scheduled:



Load1 Inst1

(0 latency; unavoidable)

Load2 Inst2

(3 instruction latency)

Inst3

Load4 (2 instruction latency) (1 instruction latency) Load3

Inst4 Inst5

CS 701 Fall 2003®