Victim Replication: Maximizing Capacity while Hiding Wire Delay in Tiled Chip Multiprocessors

Michael Zhang & Krste Asanovic *Computer Architecture Group MIT CSAIL*

Chip Multiprocessors (CMPs) are Here

IBM Power5with 1.9MB L2

AMD Opteron with 2MB L2

Intel MontecitoWith 24MB L3

- \blacksquare **Easily utilizes on-chip transistors**
- \blacksquare **Naturally exploits thread-level parallelism**
- \blacksquare **Dramatically reduces design complexity**
- \blacksquare **Future CMPs will have** *more* **processor cores**
- \blacksquare **Future CMPs will have** *more* **cache**

Current Chip Multiprocessors

A 4-node CMP with a large L2 cache

- \blacksquare *Layout***:** *"***Dance-Hall"**
	- à *Core + L1 cache*
	- \Box *L2 cache*
- *Small L1 cache:* **Very low access latency**
- *Large L2 cache:* **Divided into slices to minimize access latency and power usage**

Current Chip Multiprocessors

 \blacksquare *Layout***: "Dance-Hall"**

- à *Core + L1 cache*
- \Box *L2 cache*
- *Small L1 cache:* **Very low access latency**
- *Large L2 cache:* **Divided into slices to minimize access latency and power usage**

A 4-node CMP with a large L2 cache

Increasing CMP Cache Capacities lead to Non-Uniform Cache Access Latency (NUCA)

 Current: **Caches are designed with (long) uniform access latency for the worst case:**

Best Latency == Worst Latency

 \blacksquare *Future:* **Must design with non-uniform access latencies depending on the ondie location of the data:**

Best Latency << Worst Latency

A 4-node CMP with a large L2 cache

 \blacksquare *Challenge:* **How to minimize average cache access latency:**

Average Latency → Best Latency

Current Research on NUCAs

- **Targeting uniprocessor machines**
- ٠ *Data Migration***: Intelligently place data such that the active working set resides in cache slices closest to the processor**
	- à *D-NUCA* [*ASPLOS-X, 2002*]
	- à *NuRAPID* [*MICRO-37, 2004*]

Data Migration does not Work Well with CMPs

- *Problem:* **The unique copy of the data cannot be close to all of its sharers**
- *Behavior:* **Over time, shared data migrates to a location equidistant to all sharers**
	- \Box *Beckmann & Wood [MICRO-36, 2004]*

This Talk: Tiled CMPs with Directory-Based Cache Coherence Protocol

- \blacksquare **Tiled CMPs for** *Scalability*
	- à*Minimal redesign effort*
	- \Box *Use directory-based protocol for scalability*
- \blacksquare **Managing the L2s to minimize the effective access latency**
	- \Box *Keep data close to the requestors*
	- à*Keep data on-chip*

\blacksquare **Two baseline L2 cache designs**

- à*Each tile has own private L2*
- \Box *All tiles share a single distributed L2*

Private L2 Design Provides Low Hit Latency

- \blacksquare **The local L2 slice is used as a private L2 cache for the tile**
	- \Box *Shared data is duplicated in the L2 of each sharer*
	- \Box *Coherence must be kept among all sharers at the L2 level*
- \blacksquare **On an L2 miss:**
	- \Box *Data not on-chip*
	- \Box *Data available in the private L2 cache of another chip*

Private L2 Design Provides Low Hit Latency

- \blacksquare **The local L2 slice is used as a private L2 cache for the tile**
	- \Box *Shared data is duplicated in the L2 of each sharer*
	- \Box *Coherence must be kept among all sharers at the L2 level*
- **On an L2 miss:**
	- \Box *Data not on-chip*
	- \Box *Data available in the private L2 cache of another tile (cache-to-cache replyforwarding)*

Private L2 Design Provides Low Hit Latency

- \blacksquare **Characteristics:**
	- \Box *Low hit latency to resident L2 data*
	- \Box *Duplication reduces on-chip capacity*
- **Works well for benchmarks with working sets that fits into the Let** $\frac{1}{2}$ **SW local L2 capacity**

Shared L2 Design Provides Maximum Capacity

- \blacksquare **All L2 slices on-chip form a distributed shared L2, backing up all L1s**
	- \Box *No duplication, data kept in a unique L2 location*
	- \Box *Coherence must be kept among all sharers at the L1 level*
- \blacksquare **On an L2 miss:**
	- \Box *Data not in L2*
	- \Box *Coherence miss (cache-tocache reply-forwarding)*

Shared L2 Design Provides Maximum Capacity

- \blacksquare **Characteristics:**
	- \Box *Maximizes on-chip capacity*
	- \Box *Long/non-uniform latency to L2 data*

 \blacksquare **Works well for benchmarks with larger working sets to minimize expensive off-chip accesses**

Victim Replication: A Hybrid Combining the Advantages of Private and Shared Designs

- **Private design characteristics:**
	- \Box *Low L2 hit latency to resident L2 data*
	- □ *Reduced L2 capacity*
- **Shared design characteristics:**
	- à *Long/non-uniform L2 hit latency*
	- □ *Maximum L2 capacity*

Victim Replication: A Hybrid Combining the Advantages of Private and Shared Designs

- **Private design characteristics:**
	- → *Low L2 hit latency to resident L2 data*
	- □ *Reduced L2 capacity*
- **Shared design characteristics:**
	- à *Long/non-uniform L2 hit latency*
	- **→ Maximum L2 capacity**

Victim Replication: Provides low hit latency while keeping the working set on-chip

Victim Replication: A Variant of the Shared Design

- \blacksquare *Implementation***: Based on the shared design**
- \blacksquare *L1 Cache***: Replicates shared data locally for fastest access latency**
- \blacksquare *L2 Cache***: Replicates the L1 capacity victims** Æ *Victim Replication*

Victim Replication: The Local Tile *Replicates* **the L1** *Victim* **During Eviction**

- \blacksquare *Replicas***: L1 capacity victims stored in the** *Local* **L2 slice**
- \blacksquare *Why?* **Reused in the near future with fast access latency**
- **Which way in the target set to use to hold the replica?**

The Replica should *NOT* **Evict More Useful Cache Blocks from the L2 Cache**

Replica is NOT always made

- *1. Invalid blocks*
- *2. Home blocks w/o sharers*
- *3. Existing replicas*
- *4. Home blocks w/ sharers*

Never evict actively shared home blocks in favor of a replica

Victim Replication Dynamically Divides the Local L2 Slice into Private & Shared Partitions

Experimental Setup

- **Processor Model:** *Bochs*
	- \Box *Full-system x86 emulator running Linux 2.4.24*
	- \Box *8-way SMP with single in-order issue cores*
- \blacksquare **All latencies normalized to one** *24-F04 clock* **cycle**
	- \Box *Primary caches reachable in one cycle*

\blacksquare **Cache/Memory Model**

- \Box *4x2 Mesh with 3 Cycle near-neighbor latency*
- \Box *L1I\$ & L1D\$: 16KB each, 16-Way, 1-Cycle, Pseudo-LRU*
- \Box *L2\$: 1MB, 16-Way, 6-Cycle, Random*
- \Box *Off-chip Memory: 256 Cycles*
- \blacksquare *Worst-case cross chip contention-free latency is 30 cycles*

The Plan for Results

\blacksquare **Three configurations evaluated:**

- *1. Private L2 design → L2P*
- *2. Shared L2 design* Æ *L2S*
- *3. Victim replication* Æ *L2VR*

\blacksquare **Three suites of workloads used:**

- *1. Multi-threaded workloads*
- *2. Single-threaded workloads*
- *3. Multi-programmed workloads*
- \blacksquare **Results show Victim Replication's Performance** *Robustness*

Multithreaded Workloads

E **8 NASA Advanced Parallel Benchmarks:**

- \Box *Scientific (computational fluid dynamics)*
- \Box *OpenMP (loop iterations in parallel)*
- \Box *Fortran: ifort –v8 –O2 –openmp*

2 OS benchmarks

 \Box *dbench: (Samba) several clients making file-centric system calls*

sampbal

- \Box *apache: web server with several clients (via loopback interface)*
- \Box *C: gcc 2.96*
- E **1 AI benchmark: Cilk checkers**
	- \Box *spawn/sync primitives: dynamic thread creation/scheduling*
	- \Box *Cilk: gcc 2.96, Cilk 5.3.2*

Average Access Latency

Average Access Latency, with Victim Replication

Average Access Latency, with Victim Replication

*FT***: Private Design is the Best When Working Set Fits in Local L2 Slice**

■

- *The large capacity of the shared design is not utilized as shared and private designs have similar off-chip miss rates*
- *The short access latency of the private design yields better performance*
- *Victim replication mimics the private design by creating replicas, with performance within 5%*

*CG***: Large Number of L2 Hits Magnifies Latency Advantage of Private Design**

- *The latency advantage of the private design is magnified by the large number of L1 misses that hits in L2 (>9%)*
- *Victim replication edges out shared design with replicas, by falls short of the private design*

*MG***: Victim Replication is the Best When Working Set Does not Fit in Local L2**

■

- *The capacity advantage of the shared design yields many fewer off-chip misses*
- *The latency advantage of the private design is offset by costly off-chip accesses*
- *Victim replication is even better than shared design by creating replicas to reduce access latency*

*Checkers***: Dynamic Thread Migration Creates Many Cache-Cache Transfers**

- *Virtually no off-chip accesses*
- \blacksquare *Most of hits in the private design come from more expensive cache-to-cache transfers*
- *Victim replication is even better than shared design by creating replicas to reduce access latency*

Victim Replication Adapts to the Phases of the Execution

Each graph shows the percentage of replicas in the L2 caches averaged across all 8 caches

Single-Threaded Benchmarks

Dir

Dir Shared L2

c L1 SW

c L1 SW

Dir Shared L2 Shared L2

Dir

Dir

Dir

Dir

Shared L2

c L1 SW

Dir Shared L2 Shared L2

cL1 SW

Dir

Shared L2

Shared L2

c L1 SW

c L1 SW

Dir Shared L2

Dir

Dir

Shared L2

Shared L2

c L1 SW

c L1 SW

Dir Shared L2

- \blacksquare **SpecINT2000 are used as Single-Threaded benchmarks**
	- \Box *Intel C compiler version 8.0.055*
- \blacksquare **Victim replication automatically turns the cache hierarchy into** *three* **levels with respect to the node hosting the active thread**

Single-Threaded Benchmarks

- \blacksquare **SpecINT2000 are used as Single-Threaded benchmarks**
	- à*Intel C compiler version 8.0.055*
- \blacksquare **Victim replication automatically turns the cache hierarchy into** *three* **levels with respect to the node hosting the active thread**
	- \Box *Level 1: L1 cache*
	- \Box *Level 2: All remote L2 slices*
	- \Box *"Level 1.5": The local L2 slice acts as a large private victim cache which holds data used by the active thread*

Three Level Caching

Each graph shows the percentage of replicas in the L2 caches for each of the 8 caches

CSAIL

Single-Threaded Benchmarks

Victim replication is the best policy in 11 out of 12 benchmarks with an average saving of 23% over shared design and 6% over private design

Multi-Programmed Workloads

Created using SpecINTs, each with 8 different programs chosen at random

1st : Private design, always the best

2n^d : Victim replication, performance within 7% of private design

3rd : Shared design, performance within 27% of private design

Concluding Remarks

Victim Replication is Victim Replication is

- **→ Simple:** Requires little modification from a shared *L2 design*
- Î *Scalable Scalable : Scales well to CMPs with large number of nodes by using a directory-based cache coherence protocol*

Î *Robust: Works well for a wide range of workloads*

- *1. Single-threaded*
- *2. Multi-threaded*

3. Multi-programmed

