

Lecture 4: Microarchitecture


- Last Time
 - Overview of ISA components
 - MIPS ISA
 - ISA extensions, graphics processor ISAs and Philips trimedia ISA
- Today
 - Paper discussion
 - Microarchitecture
 - Components
 - Putting the components together

Slides courtesy of Stephen W. Keckler, UT-Austin

CS/ECE 752
Fall 2007

1


Layers of Abstraction



CS/ECE 752
Fall 2007

2


Role of the Optimizing Compiler



CS/ECE 752
Fall 2007

3

Example: Loop Optimization



CS/ECE 752
Fall 2007

4

Architect ⇒ Compiler Writer


- Simplify, Simplify, Simplify
 - Feature difficult to use, it won't be used...Less is More!
- Regularity
 - Common set of formats, few special cases
- Primitive, not solutions
 - CALLS vs. Fast register moves
- Make performance tradeoffs simple
- Ultimately, the ISA will *not* be perfect

Compiler ⇒ Microarchitecture


- Instruction Scheduling
 - Instruction Level Parallelism
- Resource Allocation
 - Registers (minimize spills/restores to and from memory)
- Memory optimizations
 - Cache conscious data organization
 - Code layout
- Etc.....

Logic Design implements the Microarchitecture

- Digital behavior of chip
- Specifies:
 - Actual states (ISA visible and non-visible)
 - Transitions between states
- Consists of:
 - Combinational logic (ie. ALUs)
 - Sequential logic ("memory")
 - Registers
 - State machines




Pentium IV Microarchitecture Diagram




A simpler Microarchitecture Block Diagram

- Must implement ISA
 - What are basic components of ISA?
 - Opcode
 - Must provide functionality of each instruction
 - Storage
 - Register files
 - Memory
 - Caches, etc. are optimizations
 - Sequence the instructions
- Datapath vs. control path
 - ALU
 - Multiplier
 - Stall signals
 - Pipeline control

Combinational Logic: The ALU




Bit Slice Approach to ALU design




Bigger View

- LSB and MSB need to do a little extra



But What about Performance?

- Critical Path of n-bit Rippled-carry adder is $n \cdot CP$




Design Trick: throw hardware at it

CS/ECE 752
Fall 2007

Slide courtesy of D. Patterson

13

Carry Look Ahead (Design trick: peek)



CS/ECE 752
Fall 2007

Slide courtesy of D. Patterson

14

Delay Analysis

- 16-bit ripple carry adder
 - $T = 16 * T_{PA}$
 - $= 16 * 2 \text{ gate delays} = 32 \text{ gate delays}$
- 16-bit carry lookahead adder
 - $T = T_{c4}$
 - $= 2 + \max(P_i, G_i) = 2 + T_{G0}$
 - $= 2 + 2 + \max(p, g)$
 - $= 5 \text{ gate delays}$
 - Real designs use some nice transistor circuits for the carry lookahead chain
- In the limit - expand to full lookahead
 - $T = 2$ - but: a lot of logic, very wide fan-in gates
 - too costly

CS/ECE 752
Fall 2007

15

Wires

- Good
 - Short wires
 - Point-to-point
 - Unidirectional
- Bad
 - Long wires with many repeaters
 - Multidrop busses
 - Bidirectional

CS/ECE 752
Fall 2007

16

Review

- Circuit level
 - Transistors → Logic gates
 - Storage element:
 - Flip-flop, dram cell, sram cell
- Logic design
 - Register files
 - Smaller capacity, more ports (5-6 ports not too painful)
 - SRAMs
 - Larger capacity, fewer ports
 - 2 ports ok for small arrays, 1 port for larger arrays
 - Content addressible memory (CAM)
 - Used for matching a bit-sequence to one stored in the CAM
 - Delay α capacity and ports
 - Area α capacity and ports²
 - Power α capacity and ports

CS/ECE 752
Fall 2007

17

Review

- Logic design
 - ALU
 - Multipliers
 - more
- Tools of the microarchitect in place

CS/ECE 752
Fall 2007

18

Summary

- Microarchitectural components
 - Control logic/datapath
 - Combinational circuits
 - Storage: flip-flops, registers, SRAMs, CAMs
- Next time
 - Pipelining/pipeline hazards
 - Pipeline discussion
- Homework 1 due
- Review:
 - Colwell, Instruction sets and beyond
 - Burger et al., Scaling to end of silicon...

CS/ECE 752
Fall 2007

19

Reference slides

CS/ECE 752
Fall 2007

20


Other Techniques for Addition

CS/ECE 752
Fall 2007


21

Design Trick: Guess

$$T(2n) = 2 \cdot T(n)$$



$$T(2n) = T(n) + T(\text{mux})$$




CS/ECE 752
Fall 2007

Slide courtesy of D. Patterson

22

General Shift Right Scheme using 16 bit example



If added Right-to-left connections could support Rotate (not in MIPS but found in ISAs)

CS/ECE 752
Fall 2007

Slide courtesy of D. Patterson

23

MULTIPLY (unsigned)

• Paper and pencil example (unsigned):

```

Multiplcand      1000
Multiplier    1001
  -----
                0000
                0000
                0000
                1000
  -----
                01001000
    
```

Product


- m bits \times n bits = $m+n$ bit product
- Binary makes it easy:
 - 0 => place 0 (0 \times multiplicand)
 - 1 => place a copy (1 \times multiplicand)

CS/ECE 752
Fall 2007

Slide courtesy of D. Patterson

24

Unsigned Combinational Multiplier



- Stage i accumulates $A * 2^i$ if $B_i = 1$
- Q: How much hardware for 32 bit multiplier? Critical path?

CS/ECE 752
Fall 2007

Side courtesy of D. Patterson

25

Observations on Multiplication

- Can speed up algorithm by doing multiple bits at a time, instead of just one (2, 4, etc)
 - See Booth encoding
- Multiplication algorithm is still slow
 - Each step is doing a full carry-propagate add
 - Can use carry save adders instead
 - Build a Wallace tree to combine the partial products
 - Single carry-propagate add instead
- What about division, square root, etc.

CS/ECE 752
Fall 2007

26