
2. CMOS Fabrication, Layout, Design Rules

nMOS Transistor

- Four terminals: gate, source, drain, body
- Gate oxide body stack looks like a capacitor
 - Gate and body are conductors
 - SiO₂ (oxide) is a very good insulator
 - Called metal oxide semiconductor (MOS) capacitor
 - Even though gate is was not made of metal

2




CS758

3

Karu Sankaralingam 2. CMOS Fabrication, Layout Rules 1


nMOS Operation

- Body is commonly tied to ground (0 V)
- When the gate is at a low voltage:
 - P-type body is at low voltage
 - Source-body and drain-body diodes are OFF
 - No current flows, transistor is OFF



nMOS Operation Cont.

- When the gate is at a high voltage:
 - Positive charge on gate of MOS capacitor
 - Negative charge attracted to body
 - Inverts a channel under gate to n-type
 - Now current can flow through n-type silicon from source through channel to drain, transistor is ON





pMOS Transistor

- Similar, but doping and voltages reversed
 - Body tied to high voltage (V_{\text{DD}})
 - Gate low: transistor ON
 - Gate high: transistor OFF

5

- Bubble indicates inverted behavior






Device Scali Scaled Device Voltage, V / α t_{α}/α t_{α}/α ψ/α	SCALING: Voltage: Oxide: Wire width: Gate width: Diffusion: Substrate:	V/α t _{ox} /α W/α L/α α*
$\begin{array}{c c} \hline & \text{source}_1 & \text{n' drain } \end{array}$	NA	α

Power Supply Voltage

- GND = 0 V
- In 1980's, V_{DD} = 5V
- V_{DD} has decreased in modern processes – High V_{DD} would damage modern tiny transistors – Lower V_{DD} saves power
- V_{DD} = 3.3, 2.5, 1.8, 1.5, 1.2, 1.0, ...

Transistors as Switches


- We can view MOS transistors as electrically controlled switches
- Voltage at gate controls path from source to drain
 g = 0
 g = 1




9

11






CMOS Inverter




CMOS Inverter




12

10

CMOS NAND Gate




CMOS NAND Gate




14


16

CMOS NAND Gate






CMOS NAND Gate




15

CMOS NAND Gate



CMOS NOR Gate



18


3-input NAND Gate

- Y pulls low if ALL inputs are 1
- Y pulls high if ANY input is 0

19

3-input NAND Gate

- Y pulls low if ALL inputs are 1
- Y pulls high if ANY input is 0




Characteristics of CMOS Gates

- · In general, when the circuit is stable
 - There is a path from one supply (V_{\rm SS} or V_{\rm DD}) to the output (low static power dissipation)
 - There is NEVER a path from one supply to another
- There is a momentary drain of current when a gate switches from one state to the other
 - Dynamic power dissipation
- If a node has no path to power or ground, the previous value retained due to the capacitance of the node

Complementary Switch (Transmission Gate)


• Combine n- and p-channel switches in parallel to get a switch which passes both "1" and "0" well



22

Multiplexer

• Two-input MUX using only switches



Schematic Vs. Physical Layout


- In schematic layout, lines drawn between device terminals represent connections
 - Any non-planar situation is dealt with by crossing lines
 - Provides more information than logic level (sizes of transistors, etc.)
- Physical layout captures interaction between layers
 - includes diffusion, polysilicon, metal (many layers of metal), vias (contacts)

24

Stick Diagram

- Intermediate representation between the schematic level and the mask level
- Gives topological information (identifies different layers and their relationship)

Assumes that wires have no width



Basic Layers in CMOS

When two layers of the same material (i.e., on the same layer) touch or cross, they are connected and belong to the same electrical node



When Polysilicon crosses Diffusion (N or P), an N or P transistor is formed There is no diffusion underneath the poly, but the diffusion must be drawn connecting the source and the drain

CONTACT CUT

The self-aligned gate is automatically formed during fabrication

When a Metal line needs to be connected to a metal line on another layer, or to one of the other three conductors, a contact cut (via) is required



- CMOS transistors are fabricated on silicon wafers
- Lithography process has been the mainstream chip manufacturing process
 - Similar to printing press
 - See Chris Mack's page for a nice litho tutorial
- On each step, different materials are deposited or etched
- Easiest to understand by viewing both top and cross-section of wafer in a simplified manufacturing process

CS758


25

Karu Sankaralingam 2.0

2. CMOS Fabrication, Layout Rules

Inverter Cross-section

- Typically use p-type substrate for nMOS transistors
- Requires n-well for body of pMOS transistors




CS758

Karu Sankaralingam 2. CMOS


Well and Substrate Taps

- Substrate must be tied to GND, n-well to V_{DD}
- · Metal to lightly-doped semiconductor forms poor connection called Shottky Diode
- · Use heavily doped well and substrate contacts / taps




Inverter Mask Set

- · Transistors and wires are defined by masks
- · Cross-section taken along dashed line



Detailed Mask Views




Fabrication Steps

- · Start with blank wafer
- · Build inverter from the bottom up
- · First step will be to form the n-well
 - Cover wafer with protective layer of SiO₂ (oxide)
 - Remove layer where n-well should be built
 - Implant or diffuse n dopants into exposed wafer - Strip off SiO₂

	p substrate	
CS758	Karu Sankaralingam	2. CMOS Fabricat

2. CMOS Fabrication, Layout Rules




Lithography

- Expose photoresist through n-well mask
- Strip off exposed photoresist

Etch

- Etch oxide with hydrofluoric acid (HF)

 Seeps through skin and eats bone; nasty stuff!!!
- Only attacks oxide where resist has been exposed



Strip Photoresist

- Strip off remaining photoresist - Use mixture of acids called piranah etch
- Necessary so resist doesn't melt in next step

 	 SiO.
 	SIO ₂
p substrat	
p substrat	

Karu Sankaralingam

2. CMOS Fabrication, Layout Rules

n-Well

- · n-well formed with diffusion or ion implant
- Diffusion
 - Place wafer in furnace with arsenic gas
 - Heat until As atoms diffuse into exposed Si
- Ion Implantation
 - Blast wafer with beam of As ions
 - lons blocked by SiO₂, only enter exposed Si



Strip Oxide

- · Strip off the remaining oxide using HF
- · Back to bare wafer with n-well
- · Subsequent steps involve similar series of steps

	n well	
p substrate		

CS758

CS758

2. CMOS Fabrication, Layout Rules Karu Sankaralingam

Polysilicon


- · Deposit very thin layer of gate oxide - < 20 Å (6-7 atomic layers)</p>
- · Chemical Vapor Deposition (CVD) of Si layer
 - Place wafer in furnace with Silane gas (SiH₄)
 - Forms many small crystals called polysilicon
 - Heavily doped to be good conductor

Thin gat	
n well	e oxide
p substrate	

Trend towards metal gates and rare earth (Hf, etc.) oxides in nanometer-scale processes CS758 Karu Sankaralingam


Polysilicon Patterning

 Use same lithography process to pattern polysilicon



Self-Aligned Process

- Use oxide and masking to expose where n+ dopants should be diffused or implanted
- N-diffusion forms nMOS source, drain, and n-well contact



N-diffusion

- · Pattern oxide and form n+ regions
- Self-aligned process gate blocks diffusion
- Polysilicon is better than metal for selfaligned gates because it doesn't melt during later processing


			n+Difusion
	C		
psubstrate		nwel	

CS758

Karu Sankaralingam 2. CMOS Fabrication, Layout Rules

N-diffusion, Cont'd

- · Historically dopants were diffused
- · Usually ion implantation today
- · But regions are still called diffusion




Karu Sankaralingam

CS758

2. CMOS Fabrication, Layout Rules

N-diffusion, Cont'd


Karu Sankaralingam



2. CMOS Fabrication, Layout Rules


P-Diffusion

 Similar set of steps form p+ diffusion regions for pMOS source and drain and substrate contact



Contacts

- · Now we need to wire together the devices
- Cover chip with thick field oxide
- · Etch oxide where contact cuts are needed




CS758

CS758

Karu Sankaralingam 2. CMOS Fabrication, Layout Rules

Metallization

- Sputter on aluminum over whole wafer
- Pattern to remove excess metal, leaving wires



Layout

- Describes actual layers and geometry on the silicon substrate to implement a function
- Need to define transistors, interconnection
 - Transistor widths (for performance)
 - Spacing, interconnect widths, to reduce defects, satisfy power requirements
 - Contacts (between poly or active and metal), and vias (between metal layers)
 - Wells and their contacts (to power or ground)
- Layout of lower-level cells constrained by higher-level requirements: "floorplanning" – "design iteration"

CS758	Karu Sankaralingam	CMOS Fabrication, Layout Rules
		40


Layout, Cont'd

- · Chips are specified with set of masks
- Minimum dimensions of masks determine transistor size (and hence speed, cost, and power)
- Feature size *f* = distance between source and drain
 - Set by minimum width of polysilicon
- Feature size improves 30% every 3 years or so
- Normalize for feature size when describing design rules
- Express rules in terms of $\lambda = f/2$ - E.g. $\lambda = 0.3 \ \mu m$ in 0.6 μm process


CS758

Karu Sankaralingam

2. CMOS Fabrication, Layout Rules




Another CMOS Inverter Layout




Karu Sankaralingam


2. CMOS Fabrication, Layout Rules 51 CS758



CMOS Inverter with Wider Transistors




Buffer with Stacked Inverters




2. CMOS Fabrication, Layout Rules 55 CS758

Efficient Buffer with Stacked Inverters




CS758

CS758




"Stick" Diagram for NAND Gate

· Identifies actual layers, can be annotated with transistor sizes




Simplified Design Rules

· Conservative rules to get you started



Inverter Layout

- Transistor dimensions specified as Width / Length
 - Minimum size 4λ / 2λ , sometimes called 1 unit
 - $-\ln f = 0.6 \,\mu\text{m}$ process, this is 1.2 μm wide, 0.6 μm long





CS758

Karu Sankaralingam

2. CMOS Fabrication, Layout Rules

CS758

2. CMOS Fabrication, Layout Rules

The MOSIS Scalable CMOS Rules

- $\lambda\text{-based}$ rules
- Designs using these rules are fabricated by a variety of companies
- Multiple designs are put on a single die – Each chip wired to a particular design
- Support for submicron digital CMOS, analog (buried poly layer for capacitor), micromachines, etc.

www.mosis.org/Technical/Designrules/scmos/
CS758 Karu Sankaralingam 2. CMOS Fabrication, Layout Rules