Not Finished, But Abandoned

by

Buckingham B. Badger

A dissertation submitted in partial fulfillment of
the requirements for the degree of

Doctor of Philosophy

(Computer Sciences)

at the

UNIVERSITY OF WISCONSIN–MADISON

2008

Date of final oral examination: 01/01/2100

The dissertation is approved by the following members of the Final Oral Committee:
Jane Doeverything, Professor, Electrical Engineering
John Dosomethings, Associate Professor, Electrical Engineering
Please insert your dedication here.
ACKNOWLEDGMENTS

It is customary for authors of academic books to include in their prefaces statements such as this: “I am indebted to ... for their invaluable help; however, any errors which remain are my sole responsibility.” Occasionally an author will go further. Rather than say that if there are any mistakes then he is responsible for them, he will say that there will inevitably be some mistakes and he is responsible for them....

Although the shouldering of all responsibility is usually a social ritual, the admission that errors exist is not — it is often a sincere avowal of belief. But this appears to present a living and everyday example of a situation which philosophers have commonly dismissed as absurd; that it is sometimes rational to hold logically incompatible beliefs.

— David C. Makinson (1965)

Above is the famous “preface paradox,” which illustrates how to use the \texttt{wbepi} environment for epigraphs at the beginning of chapters. You probably also want to thank the Academy.
CONTENTS

Contents iii

List of Tables v

List of Figures vi

Abstract vii

1 Introduction 1

2 Accelerator Security 2
  2.1 Motivation 2
  2.2 Accelerator vs. CPU Security 2
  2.3 Threat Scope 2
  Accelerator Scope ...................................... 2
  System Scope ............................................. 2
  2.4 Accelerators and Memory 2
  Related Work: GPU leaks ............................... 2
  Bad Addresses ........................................... 2
  Bad Coherence .......................................... 2

3 Border Control: Sandboxing Accelerators 4
  3.1 Threat Model 5
  3.2 Goals 5
  3.3 Related Work 5
  AMD if they scoop us .................................... 5
  Existing Commercial Approaches ....................... 5
  Other Related Work ..................................... 5
  3.4 Border Control Structure 5
  Protection Table ........................................ 5
Border Control Cache ........................................... 5

3.5 Border Control Operation 5
gazillions of subsections about specific events that anyone besides Lena thinks is boring ................. 5

3.6 Other Considerations 5
Multiprocess Accelerators ................................. 5
Alternate Permission Sources ............................. 5
Cache Organization Requirements ...................... 5
Page Size .................................................... 5
No, this does not handle coherence ..................... 5

3.7 Evaluation 5
Methodology .................................................. 5
Graphs ......................................................... 5

3.8 Summary 5

4 Safe Coherence 6

5 Directed Writebacks 7

Colophon 8
LIST OF TABLES
LIST OF FIGURES
NOT FINISHED, BUT ABANDONED

Buckingham B. Badger

Under the supervision of Professor Gottlob Frege
At the University of Wisconsin-Madison

FIXME: basically a placeholder; do not believe

I did some research, read a bunch of papers, published a couple myself, (pick one):

1. ran some experiments and made some graphs,

2. proved some theorems

and now I have a job. I’ve assembled this document in the last couple of months so you will let me leave. Thanks!

Gottlob Frege
ABSTRACT

FIXME: basically a placeholder; do not believe

I did some research, read a bunch of papers, published a couple myself, (pick one):

1. ran some experiments and made some graphs,

2. proved some theorems

and now I have a job. I’ve assembled this document in the last couple of months so you will let me leave. Thanks!
1 INTRODUCTION
2 ACCELERATOR SECURITY

2.1 Motivation

2.2 Accelerator vs. CPU Security

2.3 Threat Scope

Accelerator Scope
System Scope

2.4 Accelerators and Memory

Related Work: GPU leaks
Bad Addresses
Bad Coherence
3  BORDER CONTROL: SANDBOXING ACCELERATORS
3.1 Threat Model

3.2 Goals

3.3 Related Work

AMD if they scoop us

Existing Commercial Approaches

Other Related Work

3.4 Border Control Structure

Protection Table

Border Control Cache

3.5 Border Control Operation

gazillions of subsections about specific events that anyone besides Lena thinks is boring

3.6 Other Considerations

Multiprocess Accelerators

Alternate Permission Sources

Cache Organization Requirements

Page Size

No, this does not handle coherence

3.7 Evaluation

Methodology

Graphs
4 SAFE COHERENCE
5   DIRECTED WRITEBACKS
COLOPHON

This template uses Gyre Pagella by default. (I used Arno Pro in my dissertation.)

Feel free to give me a shout-out in your colophon or acks if this template is useful for you. Good luck!