

**CS/ECE 252: INTRODUCTION TO COMPUTER ENGINEERING**

**UNIVERSITY OF WISCONSIN – MADISON**

Prof. Parmesh Ramanathan & Mark D. Hill

TAs Kasturi Bidarkar, Ryan Johnson, Jie Liu, & Ramachandran Syamkumar

Midterm Examination 2

In Class (50 minutes)

Friday, October 23, 2009

Weight: 15%

**CLOSED BOOK, NOTE, CALCULATOR, PHONE, & COMPUTER.**

The exam has **four** two-sided pages.

Plan your time carefully, since some problems are longer than others.

NAME: \_\_\_\_\_

SECTION: \_\_\_\_\_

ID#: \_\_\_\_\_

<b>Problem Number</b>	<b>Maximum Points</b>	<b>Actual Points</b>
<b>1</b>	<b>3</b>	
<b>2</b>	<b>4</b>	
<b>3</b>	<b>4</b>	
<b>4</b>	<b>3</b>	
<b>5</b>	<b>4</b>	
<b>6</b>	<b>3</b>	
<b>7</b>	<b>2</b>	
<b>8</b>	<b>3</b>	
<b>9</b>	<b>4</b>	
<b>Total</b>	<b>30</b>	

### Problem 1 (3 points)

Write the Boolean expression corresponding to the following truth table. You need not simplify the expression.

e.g.  $Z = \_ \_ \_ + \_ \_ \_ + \dots$

A	B	C	Z
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

$$Z = (\sim A \& B \& \sim C) \vee (A \& \sim B \& \sim C) \vee (A \& B \& C)$$

### Problem 2 (4 points)

Suppose a 32-bit instruction takes the following format:

OPCODE	SR	DR	IMM
--------	----	----	-----

If there are 140 opcodes and 32 registers:

a) What is the minimum number of bits required to represent the OPCODE?

$$140 \leq 256 = 2^8 \Rightarrow 8 \text{ bits}$$

b) What are the minimum number of bits required to represent source register (SR) and destination register (DR)?


$$32 = 2^5 \Rightarrow 5 \text{ bits}$$

c) (2 points) What is the range of values that can be represented by the immediate (IMM)? Assume IMM is a two's complement value.

$$32 - (8 + 5 + 5) = 14$$
$$-2^{13} \leq \text{IMM} \leq 2^{13} - 1$$

**Problem 3 (4 points)**

The figure below shows a combinational logic circuit. A, B, and C are the inputs to the circuit, Z is the output, and D, E, F, G, H are internal wires.



a) What is the output Z when  $A = 1$ ,  $B = 1$ ,  $C = 1$ ? Explain by identifying the values of internal wires.

D = 0  
E = 0  
F = 0  
G = 1  
H = 0  
Z = 1


b) What is the output Z when  $C = 0$ ? Explain.

C = 0  
H = 1

Z is always 1.

**Problem 4 (3 points)**


Fill in the truth table for C and D for the following transistor level circuit. Note that the two wires labeled B are assumed to be connected to each other.



A	B	C	D
0	0	1	1
0	1	1	0
1	0	0	1
1	1	0	1

**Problem 5 (4 points)**

The figure below is a finite state machine (FSM) diagram, where the start state is S. Complete the questions according to the behavior of this machine.



a) If an input sequence is: 101100, write the state changes (eg.  $S \rightarrow \_ \rightarrow \_ \rightarrow \dots$ ).

$S \rightarrow S \rightarrow A \rightarrow B \rightarrow B \rightarrow C \rightarrow C$


b) For the same input sequence 101100, what is the output sequence?

000011

c) (2 points) Assume the current state is A, what input sequence will put the FSM back to state S?

101

**Problem 6 (3 points)**



The figure above is a circuit with three 2-to-1 multiplexers. What is the output Y? Explain.

MUX0 outputs D1 value 1.

MUX1 outputs D1 value 0.


MUX2 selects D0 (MUX0's output), thus  $Y = 1$ .

**Problem 7 (2 points)**

A load to a memory uses a 8-bit address  $A[7:0]$  to obtain a 10-bit value  $V[9:0]$ . What is the total number of bits that can be stored in all of the memory?

$$2^8 * 10 = 256 * 10 = 2560$$

**Problem 8 (3 points)**



a) For this R-S latch, what are the values of a and b if  $S = 0$ , and  $R = 1$ ?

a = 1  
b = 0

b) Then, S changes to 1 (now  $S = 1$ ,  $R = 1$ ). What are the values of a and b?

a = 1  
b = 0

c) Then, R changes to 0 (now  $S = 1$ ,  $R = 0$ ). What are the values of a and b?

a = 0  
b = 1

**Problem 9 (4 points)**

Circle the correct answer.

a) The ADD instruction leaves the program counter unchanged. [True / **False**]

b) The instruction register holds the address of the instruction to be executed next. [True / **False**]

c) The LDR (load) instruction writes to a register. [**True** / False]

d) A 4-state finite state machine can be implemented using 2 D-latches. [True / **False**]