LC-3 Instruction Set (Entered by Mark D. Hill on 03/14/2007; last update 03/15/2007)

PC': incremented PC. setcc(): set condition codes N, Z, and P. mem[A]:memory contents at address A. SEXT(immediate): sign-extend immediate to 16 bits. ZEXT(immediate): zero-extend immediate to 16 bits.

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 ----+---+ ADD DR, SR1, SR2 ; Addition | 0 0 0 1 | DR | SR1 | 0 | 0 0 | SR2 | +---+--+ DR ← SR1 + SR2 also setcc() +---+--+ ADD DR, SR1, imm5 ; Addition with Immediate | 0 0 0 1 | DR | SR1 | 1 | imm5 | +---+-- → DR ← SR1 + SEXT(imm5) also setcc() -+---+ AND DR, SR1, SR2 ; Bit-wise AND -+---+ AND DR, SR1, imm5 ; Bit-wise AND with Immediate 0 1 0 1 DR SR1 1 imm5 --+--+--+ DR 🗲 SR1 AND SEXT(imm5) also setcc() -+---+ BRx, label (where x = {n,z,p,zp,np,nz,nzp}) ; Branch | 0 0 0 0 | n | z | p | PCoffset9 | GO ← ((n and N) OR (z AND Z) OR (p AND P)) +---+--if (GO is true) then PC + PC' + SEXT(PCoffset9) ---+---+---+---+----+---+ JMP BaseR : Jump 1 1 0 0 0 0 0 BaseR 0 0 0 0 0 0 ---+--+ JSR label ; Jump to Subroutine +---+--+---+---+---+ | 0 1 0 0 | 1 | PCoffset11 ---+--+---+---+ ---+--+ R7 ← PC', PC ← PC' + SEXT(PCoffset11) +---+---+ JSRR BaseR ; Jump to Subroutine in Register | 0 1 0 0 | 0 | 0 0 | BaseR | 0 0 0 0 0 0 0 0 | +---+--+ temp ← PC', PC ← BaseR, R7 ← temp +---+--+ LD DR, label ; Load PC-Relative 0 0 1 0 DR PCoffset9 +---+--+ DR ← mem[PC' + SEXT(PCoffset9)] also setcc() 1010|DR | PCoffset9 -+--++ LDR DR, Baser, offset6 ; Load Base+Offset | 0 1 1 0 | DR | BaseR | offset6 +---+--+ DR 🗲 mem[BaseR + SEXT(offset6)] also setcc() -+--++ LEA, DR, label ; Load Effective Address PCoffset9 | 1 1 1 0 | DR | ----+---+ DR 🗲 PC' + SEXT(PCoffset9) also setcc() -+---+--+---+--+--+- NOT DR, SR ; Bit-wise Complement | 1 0 0 1 | DR | SR | 1 | 1 1 1 1 1 | -+---+---+ DR - NOT (SR) also setcc() --+--+ RET ; Return from Subroutine 1 1 0 0 0 0 0 1 1 1 0 0 0 0 0 0 --+--+ RTI ; Return from Interrupt 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 --+--+ See textbook (2nd Ed. page 537). -+--++--+ ST SR, label ; Store PC-Relative 0 0 1 1 | SR | PCoffset9 +---+---+ mem[PC' + SEXT(PCoffset9)] - SR --+--+ STI, SR, label ; Store Indirect | 1 0 1 1 | SR | PCoffset9 ---+--+ STR SR, BaseR, offset6 ; Store Base+Offset +--+--+ mem[BaseR + SEXT(offset6)] ← SR ---+--+ TRAP ; System Call | 1 1 1 1 | 0 0 0 0 | trapvect8 ---+--+ ; Unused Opcode 1 1 0 1 | --+--+ Initiate illegal opcode exception 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0