


# Paging:




Page Table:  
 => per process  
 => large => in memory

Upon memory reference: (inst. fetch, load/store)  
address translation which byte in page?

virtual address:  
 VPN



what does h/w need to know?  
 -> location of page table



(not translated)

physical frame number




(ariv.)

(PTE)  
PTBR: page table base register  
points to start of page table  
of currently running process

Paging: Too Slow (PTE)  
to do translation: fetch Page Table Entry  
(extra memory reference)

Solution: Hardware (TLB)  
translation lookaside buffer  
(address translation cache)

⇒ in CPU hardware that  
holds some number of  
"popular" translations



method:  
virtual address



# TLB

1) if VPN is in the TLB,  
"hit"


use PFN in TLB,  
form phys. addr.,  
perform mem  
access

e.g. code locality  
one virtual page



data locality?

e.g. linked list



assumption:  
locality exists

OR 2) if not,  
"miss"


hardware:  
use PTBR  
to access  
page table,  
update TLB  
w/ necessary  
info.,  
try again ⇒  
TLB hit

what happens  
if TLB is full?

⇒ replacement

[kick out something  
to put new thing  
in]

TLB : 4 VPN → PFN




# Admin:

⇒ P2a available : shell

⇒ Midterm next week

material : [through Tuesday]  
10/5



closed book,

1-page helper sheet, both sides  
(8.5" x 11")

## Page Table Structure:

### Linear Page Table: Array

Page Table Entry (PTE)

VPN: 0	V	PFN	prot.
1	V	PFN	prot.
2	V	:	:
3	V	:	:
4	V	:	:
5	V	:	:
6	V	:	:
7	V	:	:

V: valid

V=1 prog can  
(legally access)  
the page

V=0 ⇒ not

PFN: if V=1,  
phys page that  
frame  
holds the  
page

protection:

allows for sharing

← [ code: read only, exec. read/write, heap: r/w execute

TLB contents: similar, but different flush: set to 0

TLB

→	<u>VPN</u>	PFN	prot	V	PID
→	<u>VPN</u>	PFN	prot	V	PID
→	<u>VPN</u>	PFN	prot	V	PID
→	<u>VPN</u>	PFN	prot	V	PID

H/w is going to search these in parallel to see if there is a hit

V: valid: in TLB means that this entry has valid translation

when is TLB valid bit needed?

e.g. P<sub>1</sub> is running, TLB fills w/ P<sub>1</sub> VPN → PFN translations

timer interrupt

translations

(... context switch)

SCHEDULER  $\Rightarrow P_2$  (CONTEXT SWITCH)

CAN WE RUN  $P_2$ ? NO

(BECAUSE VALID TRANSLATIONS  
FOR  $P_1$  IN TLB)

SOLUTIONS:

$\Rightarrow$  FLUSH THE TLB (SET VALID  
FOR ALL ENTRIES  
OR TO 0)

$\Rightarrow$  MARK EACH ENTRY  
W/ PROCESS ID

H/W MANAGED TLB:

TLB MISS  $\Rightarrow$  HARDWARE ACCESSES  
PAGE TABLE +  
UPDATES TLB

S/W MANAGED: OS