

Review : [~~Q1 4, Problem 2~~]

[~~Segmentation: which reg?~~

~~Spring Mid, page 13~~

~~Translation (paging)~~

~~No concurrency~~

→ ~~misses, hits TLB~~

~~H/W rate Spring 16, #4~~

2012, Q11

~~Spring 16, #12~~

~~Spring 16, #20~~

2013, Q10



~~Fall 16, Part 7~~

~~2018, Part 7~~

Virt. Addr. Space: 16 KB

Page Size: 4 KB


virtual address: 14 bits



$2^{10} = 1024$
(1 KB)

Page Table
?

3 | 


 } 4 entries

0x8
(valid entry)


8471
1000

Phys Mem:
64KB

Page Table



Phys Address:



PFN (4bits) 12 bits
(4KB page)


old: 64KB phys mem

new: 256KB " "

18 bit phys addr.

6 bit PFN

VA: 0x **3333**



VPN 12 bits

translate





0x **6333**


offset (use directly)

VA: 128 bytes

Phys Mem: 512 b



- VA:
- 29
 - 123 ✓
 - 16 ✓
 - 90 x
 - 10 ✓



0x7f 01111111 => not valid
valid

```

data
int a[4096];
int b[4096];
int c; int i;

```



```

code
for (i=0; i<4096; i++)
  c = a[i] + b[i];
=> 1 or 2 pages

```

data 4 byte integers


A array: 16 KB } 4 pages
B : 16 KB } 4 pages



TLB:
 X → PFN Y
 X+1 → PFN Z

VA: 0x065

12 B bytes
 7-bit



VPN offset (32 byte page)

