# <section-header><section-header><text><text><section-header><section-header><section-header><section-header><section-header><section-header><text>

# ANNOUNCEMENTS

- P1: Will be graded by weekend (should be no surprises)
- Project 2: Available now
  - Due Monday, Oct 5
  - Shell:
    - What should go in history? (Yes: cmds with errors; No: shell-level errors)
    - Understand child process address space...
- Exam 1: Next week: Thu 10/17:15-9:15 in Humanities 3650
  - Class time that day for review
  - Look at homeworks / simulations for sample questions
  - Alternate exam: notify you tomorrow about time
- Reading for today: Chapter 20

# DISADVANTAGES OF PAGING

1. Additional memory reference to look up in page table

- Very inefficient
- Page table must be stored in memory
- MMU stores only base address of page table
- Avoid extra memory reference for lookup with TLBs (previous lecture)
- 2. Storage for page tables may be substantial
  - Simple page table: Requires PTE for all pages in address space
    - Entry needed even if page not allocated
  - Problematic with dynamic stack and heap within address space (today)

# QUIZ: HOW BIG ARE PAGE TABLES?

1. PTE's are **2 bytes**, and **32** possible virtual page numbers 32 \* 2 bytes = 64 bytes

2. PTE's are 2 bytes, virtual addrs are 24 bits, pages are 16 bytes 2 bytes \*  $2^{(24-1g 16)} = 2^{21}$  bytes (2 MB)

3. PTE's are 4 bytes, virtual addrs are 32 bits, and pages are 4 KB 4 bytes \*  $2^{(32-1g 4K)} = 2^{22}$  bytes (2 MB)

4. PTE's are 4 bytes, virtual addrs are 64 bits, and pages are 4 KB 4 bytes \*  $2^{(64-1g 4K)} = 2^{54}$  bytes

How big is each page table?





# AVOID SIMPLE LINEAR PAGE TABLE

Use more complex page tables, instead of just big array

Any data structure is possible with software-managed TLB

- Hardware looks for vpn in TLB on every memory access
- If TLB does not contain vpn, TLB miss
  - Trap into OS and let OS find vpn->ppn translation
  - OS notifies TLB of vpn->ppn for future accesses

# APPROACH 1: INVERTED PAGE TABLE

Inverted Page Tables

• Only need entries for virtual pages w/ valid physical mappings

Naïve approach:

Search through data structure <ppn, vpn+asid> to find match

• Too much time to search entire table

Better: Find possible matches entries by hashing vpn+asid

• Smaller number of entries to search for exact match

Managing inverted page table requires software-controlled TLB

For hardware-controlled TLB, need well-defined, simple approach

# OTHER APPROACHES

- 1. Inverted Pagetables
- 2. Segmented Pagetables
- 3. Multi-level Pagetables
  - Page the page tables
    - Page the pagetables of page tables...





QUIZ: PAGING AND SEGMENTATION								
seg # (4 bits) page number (8 bits)			ber (8 bits)	page offset (12 bits)				
S	seg	base	bounds	R	W			0001000
C	)	0x002000	0xff	1	0		0x01f 0x011	0X001000
1	1	0x000000	0x00	0	0		0x003	
2	2	0x001000	0x0f	1	1		0x02a	
0x0	0x002070 read:						0x013	
0x2 0x1	020 04c	16 read: 84 read:	error				0x00c 0x007	0x002000
0x0 0x2	104 100	24 write: 14 write:	error error 0x02a568				0x004 0x00b	
0x2	035	68 read:					0x006	

# ADVANTAGES OF PAGING AND SEGMENTATION

### Advantages of Segments

- Supports sparse address spaces
  - Decreases size of page tables
  - If segment not used, not need for page table

### Advantages of Pages

- No external fragmentation
- Segments can grow without any reshuffling
- Can run process when some pages are swapped to disk (next lecture)

### Advantages of Both

- Increases flexibility of sharing
  - Share either single page or entire segment
  - How?

# DISADVANTAGES OF PAGING AND SEGMENTATION

Potentially large page tables (for each segment)

- Must allocate each page table contiguously
- More problematic with more address bits
- Page table size?
  - Assume 2 bits for segment, 18 bits for page number, 12 bits for offset
    - Each page table is:
    - = Number of entries \* size of each entry
    - = Number of pages \* 4 bytes
    - $= 2^{18} * 4$  bytes  $= 2^{20}$  bytes = 1 MB!!!

# OTHER APPROACHES

- 1. Inverted Pagetables
- 2. Segmented Pagetables
- 3. Multi-level Pagetables
  - Page the page tables
    - Page the pages of page tables...

## 

QUIZ: MULTILEVEL								
page di	rectory	page of PT	(@PPN:0x3)	page of P	T (@PP	N:0x92)		
<u>PPN</u> 0x3	valid 1 0	PPN 0x10 0x23	valid 1 1	PPN - -	valid 0 0			
-	0 0	-	0 0	-	0 0	translate 0x01ABC		
-	0 0	0x80 0x59	1	-	0 0	UX23ABC translate 0x00000		
-	0 0	-	0 0	-	0 0	0x10000		
-	0		0 0		0	translate 0xFEED0		
-	0 0	-	0 0	-	0 0	0x55ED0		
- 0x92	0 1		0 0	0x55 0x45	1 1			
	20-bit add outer pag (4 bits)	ress: e	inner page (4 bits)	pag	ge offset	(12 bits)		



PR	0	BLEN	M W	ITH	2 LEVELS?			
Problem: page directories (outer level) may not fit in a page								
	outer page? (10 bits) page offset (12 bits)							
Solution:     Split page directories into pieces								
• Use another page dir to refer to the page dir pieces.								
	122	— VPN —						
PD i	dx 0	PD idx 1	PT idx	0	FFSET			
<ul> <li>How large is virtual address space with 4 KB pages, 4 byte PTEs, each page table fits in page given 1, 2, 3 levels?</li> <li>4KB / 4 bytes → 1K entries per level</li> <li>1 level: 1K * 4K = 2^2 = 4 MB</li> <li>2 levels: 1K * 1K * 4K = 2^32 ≈ 4 GB</li> <li>3 levels: 1K * 1K * 1K * 4K = 2^42 ≈ 4 TB</li> </ul>								

QUIZ: FULL SYSTEM								
WITH TLBS								
On TLB miss: lookups with more levels more expensive								
TT 1.1 '	ASID	VPN	PFN	Valid				
How much does a miss cost?	211	0xbb	0x91	1				
Assume 3-level page table	211	0xff	0x23	1				
Assume 256-byte pages	122	0x05	0x91	1				
Assume 16-bit addresses Assume ASID of current process is 211	211	0x05	0x12	0				
How many physical accesses for each instruction? (Ignore previous ops changing TLB)								
(a) 0xAA10: movl 0x1111, %edi 0xaa: (TLB miss -> 3 for addr trans) + 1 instr fetc 0x11: (TLB miss -> 3 for addr trans) + 1 movl (b) 0xBB13: addl \$0x3, %edi	Total: 8							
0xbb: (TLB hit -> 0 for addr trans) + 1 instr fetch		Total: 1						
(c) 0x0519: mov1 %edi, 0xFF10 0x05: (TLB miss -> 3 for addr trans) + 1 instr feto <b>0xff: (TLB hit -&gt; 0 for addr trans) + 1 mov1 int</b>		Total: 5						

# SUMMARY: BETTER PAGE TABLES

### Problem:

Simple linear page tables require too much contiguous memory

Many options for efficiently organizing page tables

If OS traps on TLB miss, OS can use any data structure • Inverted page tables (hashing)

If Hardware handles TLB miss, page tables must follow specific format

- Multi-level page tables used in x86 architecture
- Each page table fits within a page

Next Topic: What if desired address spaces do not fit in physical memory?