
19. Translation Lookaside Buffers

Operating System: Three Easy Pieces

- **D** Part of the chip's memory-management unit(MMU).
- **A** hardware cache of **popular** virtual-to-physical address translation.



TLB Basic Algorithms

```
1: VPN = (VirtualAddress & VPN MASK ) >> SHIFT
```

```
2: (Success , TlbEntry) = TLB Lookup(VPN)
```

```
3: if (Success == Ture) { // TLB Hit
```

```
4: if (CanAccess (TlbEntry.ProtectBit) == True ) {
```

```
5: offset = VirtualAddress & OFFSET MASK
```

```
6: PhysAddr = (TlbEntry.PFN << SHIFT) | Offset
```

```
7: AccessMemory( PhysAddr )
```


8: }else RaiseException(PROTECTION_ERROR)

- (1 lines) extract the virtual page number(VPN).
- (2 lines) check if the TLB holds the transalation for this VPN.
- (5-8 lines) extract the page frame number from the relevant TLB entry, and form the desired physical address and access memory.

```
}else{ //TLB Miss
11:
12:
           PTEAddr = PTBR + (VPN * sizeof(PTE))
13:
           PTE = AccessMemory (PTEAddr)
14:
            (...)
15:
      }else{
16:
           TLB Insert( VPN , PTE.PFN , PTE.ProtectBits)
17:
           RetryInstruction()
18:
       }
19:}
```

- (11-12 lines) The hardware accesses the page table to find the translation.
- (16 lines) updates the TLB with the translation.


■ How a TLB can improve its performance.



VPN = 15

Locality


- Temporal Locality
 - An instruction or data item that has been recently accessed will likely be re-accessed soon in the future.
 1st access is page1.



Virtual Memory

D Spatial Locality

 If a program accesses memory at address x, it will likely soon access memory near x.



Virtual Memory

- **D** Hardware handle the TLB miss entirely on CISC.
 - The hardware has to know exactly where the page tables are located in memory.
 - The hardware would "walk" the page table, find the correct page-table entry and extract the desired translation, update and retry instruction.
 - <u>hardware-managed TLB.</u>

Who Handles The TLB Miss? (Cont.)

- **RISC** have what is known as a **software-managed TLB**.
 - On a TLB miss, the hardware raises exception(trap handler).
 - <u>Trap handler is code</u> within the OS that is written with the express purpose of handling TLB miss.

TLB Control Flow algorithm(OS Handled)

1:	VPN = (VirtualAddress & VPN_MASK) >> SHIFT
2:	(Success, TlbEntry) = TLB_Lookup(VPN)
3:	if (Success == True) // TLB Hit
4:	<pre>if (CanAccess(TlbEntry.ProtectBits) == True)</pre>
5:	Offset = VirtualAddress & OFFSET_MASK
6:	PhysAddr = (TlbEntry.PFN << SHIFT) Offset
7:	Register = AccessMemory(PhysAddr)
8:	else
9:	RaiseException(PROTECTION_FAULT)
10:	else // TLB Miss
11:	RaiseException(TLB_MISS)


TLB entry

- **TLB** is managed by **Full Associative** method.
 - A typical TLB might have 32,64, or 128 entries.
 - Hardware search the entire TLB in parallel to find the desired translation.
 - other bits: valid bits , protection bits, address-space identifier, dirty bit


VPN	PFN	other bits
-----	-----	------------

Typical TLB entry look like this


TLB Issue: Context Switching



TLB Issue: Context Switching





TLB Issue: Context Switching




To Solve Problem

D Provide an address space identifier(ASID) field in the TLB.







Virtual Memory

Hanyang University Embedded Software Systems Laboratory

TLB Table

PFN

100

170

_

valid

1

1

_

VPN

10

10

ASID

1

_

2

prot

rwx

_

rwx

Another Case


- **•** Two processes share a page.
 - Process 1 is sharing physical page 101 with Process2.
 - P1 maps this page into the 10th page of its address space.
 - P2 maps this page to the 50th page of its address space.

VPN	PFN	valid	prot	ASID
10	101	1	rwx	1
-	-	-	-	-
50	101	1	rwx	2
-	-	-	-	-

Sharing of pages is useful as it reduces the number of physical pages in use.

TLB Replacement Policy

- LRU(Least Recently Used)
 - Evict an entry that has not recently been used.
 - Take advantage of *locality* in the memory-reference stream.



A Real TLB Entry

All 64 bits of this TLB entry(example of MIPS R4000)

0	1	2	3	4	5	6	7	8	9	10	11	Ι.	••				19)	•••	•							3	31
									VPI	N							G							ASI	D			
													PFN	1 1	i 1								С		D	v		

Flag	Content
19-bit VPN	The rest reserved for the kernel.
24-bit PFN	Systems can support with up to 64GB of main memory($2^{24} * 4KB$ pages).
Global bit(G)	Used for pages that are globally-shared among processes.
ASID	OS can use to distinguish between address spaces.
Coherence bit(C)	determine how a page is cached by the hardware.
Dirty bit(D)	marking when the page has been written.
Valid bit(V)	tells the hardware if there is a valid translation present in the entry.

 Disclaimer: This lecture slide set was initially developed for Operating System course in Computer Science Dept. at Hanyang University. This lecture slide set is for OSTEP book written by Remzi and Andrea at University of Wisconsin.