MEMORY: TLBS, SMALLER PAGETABLES

Shivaram Venkataraman CS 537, Spring 2019

ADMINISTRIVIA

- Project 2a is due Friday
- Project Ib grades this week

- Midterm makeup emails

AGENDA / LEARNING OUTCOMES

Memory virtualization

What are the challenges with paging?

How we go about addressing them?

RECAP

REVIEW: MATCH DESCRIPTION

Description


- I. one process uses RAM at a time
- 2. rewrite code and addresses before running
- 3. add per-process starting location to virt addr to obtain phys addr
- 4. dynamic approach that verifies address is in valid range
- 5. several base+bound pairs per process

Name of approach

Time shaving static relocation Base Base sho unds Segmentation

Candidates: Segmentation, Static Relocation, Base, Base+Bounds, Time Sharing

FRAGMENTATION



PAGING


Goal: Eliminate requirement that address space is contiguous

Eliminate external fragmentation Grow segments as needed

Idea:

Divide address spaces and physical memory into fixed-sized pages

Size: 2ⁿ, Example: 4KB





PAGETABLES

What is a good data structure?

Simple solution: Linear page table aka array

Por thous






PAGING TRANSLATION STEPS

For each mem reference:


- I. extract **YPN** (virt page num) from **VA** (virt\addr)
- 2. calculate addr of PTE (page table entry)
- 3. read **PTE** from memory
- 4. extract **PFN** (page frame num)
- 5. build **PA** (phys addr)
- 6. read contents of PA from memory into register







MEMORY ACCESSES WITH PAGING



Fetch instruction at logical addr 0x0040

- Access page table to get ppn for vpn
- Learn vpn $\underline{\Theta}$ is at ppn $\underline{\underline{2}}$ be $\underline{\underline{kee}}$
- Fetch instruction at \bigcirc 2040 (Mem ref 2)

Exec, load from logical addr 0x 400

- Access page table to get ppn for vpn
- Mem ref 3: 0×3004
 - Learn vpn 1 is at ppn 0
 - \checkmark into reg (Mem ref 4) Movl from __

QUIZ: HOW BIG IS A PAGETABLE?

How big is a typical page table?

- assume **32-bit** address space
- assume 4 KB pages
- assume 4 byte entries

DISADVANTAGES OF PAGING

Additional memory reference to page table → Very inefficient

- Page table must be stored in memory
- MMU stores only base address of page table

2 menory 4 menory accesses

Storage for page tables may be substantial

Simple page table: Requires PTE for all pages in address space
 Entry needed even if page not allocated ?

So loy & So generally has high

EXAMPLE: ARRAY ITERATOR

```
int sum = 0;
for (i=0; i<N; i++){
    sum += a[i];
}</pre>
```

Assume 'a' starts at 0×3000 lgnore instruction fetches and access to 'i'


What virtual addresses?

load 0x3000


load 0x3004

load 0x3008

load 0x300C



STRATEGY: CACHE PAGE TRANSLATIONS



TLB: TRANSLATION LOOKASIDE BUFFER

TLB ORGANIZATION **TLB Entry** Tag (virtual page number) Physical page number (page table entry) Α В E P N -Fully associative Any given translation can be anywhere in the TLB Hardware will search the entire TLB in parallel

boss, oppo

ARRAY ITERATOR (W/TLB)

```
int sum = 0;

for (i = 0; i < 2048; i++){

    sum += a[i];
```

Assume following virtual address stream: load 0x1000

load 0x1004

load 0x1008

Assume 'a' starts at 0x1000 Ignore instruction fetches and access to 'i'


load 0x100C


• •

What will TLB behavior look like?


TLB ACCESSES: SEQUENTIAL EXAMPLE







TLB ACCESSES: SEQUENTIAL EXAMPLE



PERFORMANCE OF TLB?

```
int sum = 0;
for (i=0; i<2048; i++) {
   sum += a[i];
```

#TLB misses?

Would hit rate get better or worse with smaller pages?

0 a (0 :/om) Miss rate of TLB: #TLB misses / #TLB lookups

#TLB lookups? number of accesses to a = 2048

= number of unique pages accessed

$$=\frac{2048\times4^{\frac{2}{3}}}{4K}$$

Miss rate?

TLB PERFORMANCE WITH WORKLOADS

Sequential array accesses almost always hit in TLB

– Very fast!

What access pattern will be slow?


Highly random, with no repeat accesses

WORKLOAD ACCESS PATTERNS

Workload A

```
int sum = 0;
for (i=0; i<2048; i++) {
    sum += a[i];
}</pre>
```

```
Workload B
int sum = 0;
srand(1234);
for (i=0; i<1000; i++) {
  sum += a[rand() % N];
srand(1234);
for (i=0; i<1000; i++) {
  sum += a[rand() % N];
             you do m call
```



WORKLOAD LOCALITY

Spatial Locality: future access will be to nearby addresses

Temporal Locality: future access will be repeats to the same data

What TLB characteristics are best for each type?

Spatial:

- Access same page repeatedly; need same vpn → ppn translation
- Same TLB entry re-used

Temporal:

- Access same address near in future
- Same TLB entry re-used in near future
- How near in future? How many TLB entries are there?


TLB REPLACEMENT POLICIES

(More on LRU later in policies next week)

Random: Evict randomly choosen entry — Simple Is this Effective

Which is better?





LRU IROUBLES



Workload repeatedly accesses same offset (0x01) across 5 pages (strided access), frer dwart with live for but only 4 TLB entries

What will TLB contents be over time? How will TLB perform?

TLB REPLACEMENT POLICIES

LRU: evict Least-Recently Used TLB slot when needed (More on LRU later in policies next week)

Random: Evict randomly choosen entry

Sometimes random is better than a "smart" policy!

CONTEXT SWITCHES


What happens if a process uses cached TLB entries from another process?

1. Flush TLB on each switch - Set all with to 0 Page Table - Process

Specific Costly; lose all recently cached translations

- 2. Track which entries are for which process
 - Address Space Identifier
 - Tag each TLB entry with an 8-bit ASID
 How many ASIDs do we get? Why not use PIDs?

TLB EXAMPLE WITH ASID



TLB PERFORMANCE

Context switches are expensive

Even with ASID, other processes "pollute" TLB

Discard process A's TLB entries for process B's entries

Architectures can have multiple TLBs

- I TLB for data, I TLB for instructions
- I TLB for regular pages, I TLB for "super pages"

HW AND OS ROLES

Who Handles TLB MISS? H/W or OS?

H/W

CPU must know where pagetables are

- CR3 register on x86
- Pagetable structure fixed and agreed upon between HW and OS
- HW "walks" the pagetable and fills TLB

HW AND OS ROLES

Who Handles TLB MISS? H/W or OS?

OS:

CPU traps into OS upon TLB miss "Software-managed TLB"

OS interprets pagetables as it chooses

Modifying TLB entries is privileged

Need same protection bits in TLB as pagetable - rwx

TLB SUMMARY

Pages are great, but accessing page tables for every memory access is slow Cache recent page translations \rightarrow TLB

Hardware performs TLB lookup on every memory access

TLB performance depends strongly on workload

- Sequential workloads perform well
- Workloads with temporal locality can perform well

In different systems, hardware or OS handles TLB misses

TLBs increase cost of context switches

- Flush TLB on every context switch
- Add ASID to every TLB entry

DISADVANTAGES OF PAGING

Additional memory reference to page table → Very inefficient

- Page table must be stored in memory
- MMU stores only base address of page table

Storage for page tables may be substantial

Simple page table: Requires PTE for all pages in address space
 Entry needed even if page not allocated?


SMALLER PAGE TABLES

QUIZ: HOW BIG ARE PAGE TABLES?

- I. PTE's are 2 bytes, and 32 possible virtual page numbers
- 2. PTE's are 2 bytes, virtual addrs are 24 bits, pages are 16 bytes
- 3. PTE's are 4 bytes, virtual addrs are 32 bits, and pages are 4 KB
- 4. PTE's are 4 bytes, virtual addrs are 64 bits, and pages are 4 KB

How big is each page table?

WHY ARE PAGE TABLES SO LARGE?



MANY INVALID PT ENTRIES

how to avoid storing these?

	PFN	valid	prot
	10	1	r-x
	- 23	0	- rw-
_	-	Ò	-
	- -	0 0 0	-
	-	•	
	ma -	ny more invali 0	d
	-	Ŏ	-
	- -	0 0 0	-
	28 4		rw-
	7	•	1 77 -

AVOID SIMPLE LINEAR PAGE TABLES?

Use more complex page tables, instead of just big array Any data structure is possible with software-managed TLB

- Hardware looks for vpn in TLB on every memory access
- If TLB does not contain vpn, TLB miss
 - Trap into OS and let OS find vpn->ppn translation
 - OS notifies TLB of vpn->ppn for future accesses

OTHER APPROACHES

- I. Segmented Pagetables
- 2. Multi-level Pagetables
 - Page the page tables
 - Page the pagetables of page tables...
- 3. Inverted Pagetables

VALID PTES ARE CONTIGUOUS

how to avoid ...many more storing these? ...many more - 0

_	PFN	valid	prot
_	10	l	r-x
	<u>-</u> 23	0	- rw-
_	-	Ó O O	-
	-	0	-
	-	Ō	-
	-	0	-
	ma	ny more invalid	
	-		-
	-	0 0 0	-
	-	Q	-
_	-	Ò	-
	28 4	ļ .	rw- rw-
	4	I	rw-

Note "hole" in addr space: valids vs. invalids are clustered

How did OS avoid allocating holes in phys memory?

Segmentation

COMBINE PAGING AND SEGMENTATION

Divide address space into segments (code, heap, stack)

Segments can be variable length

Divide each segment into fixed-sized pages

Logical address divided into three portions

seg # (4 bits) page number (8 bits) page offset (12 bits)

Implementation

- Each segment has a page table
- Each segment track base (physical address) and bounds of the page table

QUIZ: PAGING AND SEGMENTATION

seg # (4 bits) page number (8 bits) page offset (12 bits)	
---	--

seg	base	bounds	R W
0	0x002000	0xff	1 0
1	0x000000	0x00	0 0
2	0x001000	0x0f	1 1

0x002070 read:

0x202016 read:

0x104c84 read:

0x010424 write:

0x210014 write:

0x203568 read:

• • •
0x01f
0x011
0x003
0x02a
0x013
• • •
0x00c
0x007
0x004
0x00b
0x006
• • •

0x001000

 0×002000

ADVANTAGES OF PAGING AND SEGMENTATION

Advantages of Segments

- Supports sparse address spaces.
- Decreases size of page tables. If segment not used, not need for page table

Advantages of Pages

- No external fragmentation
- Segments can grow without any reshuffling
- Can run process when some pages are swapped to disk (next lecture)

Advantages of Both

- Increases flexibility of sharing
 - Share either single page or entire segment
 - How?

DISADVANTAGES OF PAGING AND SEGMENTATION

Potentially large page tables (for each segment)

- Must allocate each page table contiguously
- More problematic with more address bits
- Page table size?
 - Assume 2 bits for segment, 18 bits for page number, 12 bits for offset

Each page table is:

- = Number of entries * size of each entry
- = Number of pages * 4 bytes
- $= 2^18 * 4$ bytes $= 2^20$ bytes = 1 MB!!!

OTHER APPROACHES

- I. Segmented Pagetables
- 2. Multi-level Pagetables
 - Page the page tables
 - Page the pagetables of page tables...
- 3. Inverted Pagetables

MULTILEVEL PAGE TABLES


Goal: Allow each page tables to be allocated non-contiguously

Idea: Page the page tables

- Creates multiple levels of page tables; outer level "page directory"
- Only allocate page tables for pages in use
- Used in x86 architectures (hardware can walk known structure)

MULTILEVEL PAGE TABLES

30-bit address:



QUIZ: MULTILEVEL

page dire	ectory	page of PT (@PPN:0x3)	page o	f PT (@PPI	N:0x92)
	valid	PPN	valid	PPN	valid	
0×3		0×10	I	-	0	translate 0x01ABC
-	0	0×23	1	-	0	
-	0	-	0	-	0	
-	0	-	0	-	0	
-	0	0×80	1	-	0	
-	0	0×59	1	-	0	translate 0x00000
<u>-</u>	0	-	0	-	0	6. W. 10. W. 10.
- -	0	_	0	_	0	
_	0	-	0	-	0	
-	0	_	0	_	0	
-	0	_	0	_	0	translate 0xFEED0
-	0	_	0	_	0	
- 0.00	0	_	0	_	0	
0×92	0	_	0	0×5!	5 Î	
	1	-	0	0×4.		

20-bit address:

outer page(4 bits) inner page(4 bits) page offset (12 bits)	outer page(4 bits)
---	--------------------

QUIZ: ADDRESS FORMAT FOR MULTILEVEL PAGING

30-bit address:

outer page inner page page offset (12 bits)

How should logical address be structured?

- How many bits for each paging level?

Goal?

- Each page table fits within a page
- PTE size * number PTE = page size
 - Assume PTE size = 4 bytes
 - Page size = 2¹² bytes = 4KB
 - 2^2 bytes * number PTE = 2^12 bytes
 - \rightarrow number PTE = 2^10
- $\rightarrow \#$ bits for selecting inner page = 10

Remaining bits for outer page:

$$-30-10-12=8$$
 bits

PROBLEM WITH 2 LEVELS?

Problem: page directories (outer level) may not fit in a page

64-bit address:

outer page?

inner page (10 bits)

page offset (12 bits)

Solution:

- Split page directories into pieces
- Use another page dir to refer to the page dir pieces.



How large is virtual address space with 4 KB pages, 4 byte PTEs, each page table fits in page given 1, 2, 3 levels?

4KB / 4 bytes → IK entries per level

I level: $IK * 4K = 2^2 = 4 MB$

2 levels: $1K * 1K * 4K = 2^32 \approx 4 GB$

3 levels: $IK * IK * IK * 4K = 2^42 \approx 4 TB$

QUIZ: FULL SYSTEM WITH TLBS

On TLB miss: lookups with more levels more expensive

Assume 3-level page table
Assume 256-byte pages
Assume 16-bit addresses
Assume ASID of current process is 211

ASID	VPN	PFN	Valid
211	0xbb	0x91	1
211	0xff	0x23	Ι
122	0×05	0x91	Ι
211	0×05	0x12	0

How many physical accesses for each instruction? (Ignore previous ops changing TLB)

(a) 0xAA10: movl 0x1111, %edi

(b) 0xBB13: addl \$0x3, %edi

(c) 0x0519: movl %edi, 0xFF10

INVERTED PAGE TABLE

Only need entries for virtual pages w/ valid physical mappings

Naïve approach:

Search through data structure <ppn, vpn+asid> to find match Too much time to search entire table

Better:

Find possible matches entries by hashing vpn+asid Smaller number of entries to search for exact match

Managing inverted page table requires software-controlled TLB

OTHER APPROACHES

- I. Segmented Pagetables
- 2. Multi-level Pagetables
 - Page the page tables
 - Page the pagetables of page tables...
- 3. Inverted Pagetables

NEXT STEPS

Project 2a: Due Friday

Next class: Better pagetables, swapping!