# MEMORY: PAGING AND TLBS

Shivaram Venkataraman CS 537, Spring 2020

# **ADMINISTRIVIA**

- Project 16 dne!
- Project 2a is out! Next Friday Feb 14, 10 pm
- Reminder: Midterm I makeup

- Discussion section: Process API, Project 2a

#### AGENDA / LEARNING OUTCOMES

Memory virtualization

What is paging and how does it work?

What are some of the challenges in implementing paging?

# **RECAP**

#### MEMORY VIRTUALIZATION


Transparency: Process is unaware of sharing

Protection: Cannot corrupt OS or other process memory

Efficiency: Do not waste memory or slow down processes

Sharing: Enable sharing between cooperating processes

# ABSTRACTION: ADDRESS SPACE



Translated

Physical 0KB Operating System (code, data, etc.) 64KB (free) 128KB Process C (code, data, etc.) 192KB Process B (code, data, etc.) 256KB (free) 320KB Process A (code, data, etc.) 384KB (free) 448KB (free) 512KB

# REVIEW: SEGMENTATION 2 bits regenent

14 bit addrewing sheme

0x0010: movl 0x1100, %edi

0x0013: addl \$0x3, %edi

per process

%rip: 0x0010


	Seg	Base	Bounds	
	0	0×4000	0xfff	
÷	ı	0×5800	0xfff	
	2	0×6800	0×7ff	

- 1. Fetch instruction at logical addr 0x0010 Physical addr: 0 \* 4000 + 0 \* 010 = 0 \* 4010
- 2. Exec, load from logical addr 0x1100 Physical addr: 0 = 5800 + 0 = 100 = 0 = 5900
- 3. Fetch instruction at logical addr 0x0013

Physical addr:

1- Extract segment bits
2. Segment table
Lase register
3. Add base to offset 4. Exec, no load

### **FRAGMENTATION**



# **PAGING**

#### **PAGING**


Goal: Eliminate requirement that address space is contiguous Eliminate external fragmentation

Grow segments as needed

Idea:

Divide address spaces and physical memory into fixed-sized pages

Size: 2<sup>n</sup>, Example: 4KB




#### TRANSLATION OF PAGE ADDRESSES

virtual addr - phy addr

How to translate logical address to physical address?

- High-order bits of address designate page number
- Low-order bits of address designate offset within page



No addition needed; just append bits correctly!

Page vice ADDRESS FORMAT
fixed configuration
Given known page

Given known page size, how many bits are needed in address to specify offset in page?

oppostage :	Page Size	Low Bits (offset)	
15 1111	I6 bytes I KB I MB	4 hits 10 hits 20 hits	1024 x 1KB
Log (Page S	512 bytes (2e) 4 KB	12 bits hit in offset	

# ADDRESS FORMAT

virtual adda

VPN offset

Given number of bits in virtual address and bits for offset, how many bits for virtual page number?

Page Size

Page Size	Low Bits(offset)	Virt Addr Total Bits	High Bits(vpn)
I6 bytes	4	10	10-426
I KB	10	20	10-426
I MB	20	32	12
512 bytes	9	16	7
4 KB	12	32	20

Virtual addr 16 hits | 4 hits |

# ADDRESS FORMAT

franc inter

Given number of bits for vpn, how many virtual pages can there be in an address space?


Page Size	Low Bits (offset)	Virt Addr Bits	High Bits (vpn)	Virt Pages
16 bytes	4	10	6	2 6 = 64
I KB	10	20	10	2 10 · 1024 2 12 · 4096 2 1 · 128
I MB	20	32	12	2' 12 = 4096
512 bytes	9	16	7	21:128
4 KB	12	32	20	2^20
				million

### VIRTUAL -> PHYSICAL PAGE MAPPING


Number of bits in virtual address

need not equal


number of bits in physical address




# **→** PAGETABLES



# PER-PROCESS PAGETABLE



# FILL IN PAGETABLE



#### https://tinyurl.com/cs537-sp20-quiz9



#### Description

- I. one process uses RAM at a time
- 2. rewrite code and addresses before running
- 3. add per-process starting location to virt addr to obtain phys addr
- 4. dynamic approach that verifies address is in valid range
- 5. several base+bound pairs per process

Name of approach
Time sharing
Static relocation

Base register

Base + Bounds

Segmentation

Candidates: Segmentation, Static Relocation, Base, Base+Bounds, Time Sharing

# OUIZ9: HOW BIG IS A PAGETABLE?

Consider a 32-bit address space with 4 KB pages. Assume each PTE is 4 bytes

How many bits do we need to represent the offset within a page?

How many virtual pages will we have in this case?

What will be the overall size of the page table?

# WHERE ARE PAGETABLES STORED?


Implication: Store each page table in memory


Hardware finds page table base with register (e.g., CR3 on x86)

What happens on a context-switch?

Change contents of page table base register to newly scheduled process

Save old page table base register in PCB of descheduled process






## OTHER PAGETABLE INFO


What other info is in pagetable entries besides translation?

- valid bit
- protection bits
- present bit (needed later)
- reference bit (needed later)
- dirty bit (needed later)



Pagetable entries are just bits stored in memory

Agreement between HW and OS about interpretation



## MEMORY ACCESSES WITH PAGING

14 bit addresses

0x0010: movl 0x1100, %edi

Assume PT is at phys addr 0x5000 Assume PTE's are 4 bytes Assume 4KB pages How many bits for offset? 12

Simplified view 0 80 99

Fetch instruction at logical addr 0x0010

Access page table to get ppn for vpn 0

Mem ref I: \_\_\_\_0x5000\_\_\_\_

Learn vpn 0 is at ppn 2

Fetch instruction at \_\_\_0x2010\_\_\_ (Mem ref 2)

Exec, load from logical addr 0x1100

Access page table to get ppn for vpn 1

Mem ref 3: \_\_\_0x5004\_\_\_

Learn vpn 1 is at ppn 0

Movl from 0x0100 into reg (Mem ref 4)

#### ADVANTAGES OF PAGING

-> Swapping

#### No external fragmentation

Any page can be placed in any frame in physical memory

#### Fast to allocate and free

- Alloc: No searching for suitable free space
- Free: Doesn't have to coalesce with adjacent free space

Simple to swap-out portions of memory to disk (later lecture)

- Page size matches disk block size
- Can run process when some pages are on disk
- Add "present" bit to PTE

### DISADVANTAGES OF PAGING

Internal fragmentation: Page size may not match size needed by process

- Wasted memory grows with larger pages
- Tension?

4KB

Waste

Additional memory reference to page table → Very inefficient

- Page table must be stored in memory
- MMU stores only base address of page table

Storage for page tables may be substantial

4MB

VPN Offset

– Simple page table: Requires PTE for all pages in address space Entry needed even if page not allocated?

#### SUMMARY: PAGE TRANSLATION STEPS

For each mem reference:


- I. extract **VPN** (virt page num) from **VA** (virt addr)
- --- 2. calculate addr of **PTE** (page table entry)
- 3. read PTE from memory | expensive 4. extract PFN (page frame num)
  - 5. build **PA** (phys addr)
  - 6. read contents of PA from memory into register perfective

Which steps are expensive?

#### **EXAMPLE: ARRAY ITERATOR**


```
What virtual addresses?
                                                                    What physical addresses?
int sum = 0;
                                                                                      Page fable
Phys a[o]
Page table
for (i=0; i<N; i++){
    sum += a[i];
                         load 0x3000
(int is load 0x3004
                                                                      load 0x100C
                                                                       load 0x7000
                                                                      load 0x100C
                                                                       load 0x7004
                                       load 0x3008
Assume 'a' starts at 0 \times 3000
                                                                       load 0x100C
Ignore instruction fetches
                                                                       load 0x7008
                                       load 0x300C
and access to 'i'
                                                                       load 0x100C
                                                                       load 0x700C
```

#### STRATEGY: CACHE PAGE TRANSLATIONS



# TLB: TRANSLATION LOOKASIDE BUFFER

#### TLB ORGANIZATION



#### Fully associative

Any given translation can be anywhere in the TLB Hardware will search the entire TLB in parallel

#### ARRAY ITERATOR (W/TLB)

```
int sum = 0;
for (i = 0; i < 2048; i++){
    sum += a[i];
}</pre>
```

Assume 'a' starts at 0x1000 Ignore instruction fetches and access to 'i'

Assume following virtual address stream: load  $0 \times 1000$ 

load 0x1004


load 0x1008

load 0x100C


What will TLB behavior look like?

. . .

#### TLB ACCESSES: SEQUENTIAL EXAMPLE



## TLB ACCESSES: SEQUENTIAL EXAMPLE



#### QUIZ 10: TLBS

#### https://tinyurl.com/cs537-sp20-quiz I 0

Consider a processor with 16-bit address space and 4kB page size. Assume Page Table is at 0x2000 and each PTE is of 4 bytes.



#### Simplified view of the PT

VPN	PPN
4	7
5	8
3	9
2	1

**Virtual Addresses** 

0x3000: load 0x5320, %eax 0x3004: load 0x4004, %ebx 0x3008: mul %ecx, %eax, %ebx 0x300C: store %ebx, 0x5324 0x3010: load 0x5328, %ebx Memory accesses

Total number of memory accesses

# QUIZ10: TLBS

#### Simplified view of the PT

VPN	PPN
4	7
5	8
3	9
2	1

#### **Virtual Addresses**

0x3000: load 0x5320, %eax 0x3004: load 0x4004, %ebx 0x3008: mul %ecx, %eax, %ebx 0x300C: store %ebx, 0x5324 0x3010: load 0x5328, %ebx

Valid	VPN	PPN
0	2	6
0	7	23
0	2	5
0	3	2
0	I	89

#### Memory accesses

#### PERFORMANCE OF TLB?

```
int sum = 0;
for (i=0; i<2048; i++) {
    sum += a[i];
}</pre>
```

Would hit rate get better or worse with smaller pages?

```
Miss rate of TLB: #TLB misses / #TLB lookups

#TLB lookups? number of accesses to a = 2048

#TLB misses?

= number of unique pages accessed

= 2048 / (elements of 'a' per 4K page)

= 2K / (4K / sizeof(int)) = 2K / IK

= 2
```

Miss rate? = 2/2048 = 0.1%

Hit rate? (I - miss rate) = 99.9%

#### TLB PERFORMANCE

How can system improve hit rate given fixed number of TLB entries?

Increase page size:

Fewer unique page translations needed to access same amount of memory

TLB Reach: Number of TLB entries \* Page Size

#### **WORKLOAD ACCESS PATTERNS**

#### Workload A


```
int sum = 0;
for (i=0; i<2048; i++) {
    sum += a[i];
}</pre>
```

Sequential array accesses almost always hit in TLB!

#### Workload B

```
int sum = 0;
srand(1234);
for (i=0; i<1000; i++) {
    sum += a[rand() % N];
}
srand(1234);
for (i=0; i<1000; i++) {
    sum += a[rand() % N];
}</pre>
```

#### **WORKLOAD ACCESS PATTERNS**



#### **WORKLOAD LOCALITY**

**Spatial Locality**: future access will be to nearby addresses

**Temporal Locality**: future access will be repeats to the same data

What TLB characteristics are best for each type?

#### Spatial:

- Access same page repeatedly; need same vpn → ppn translation
- Same TLB entry re-used

#### Temporal:

- Access same address near in future
- Same TLB entry re-used in near future
- How near in future? How many TLB entries are there?

#### OTHER TLB CHALLENGES

How to replace TLB entries? LRU? Random?

TLB on context switches? HW or OS?

#### **NEXT STEPS**

Project 2a is out!

Discussion today: Process API, Project 2a

Next class: More TLBs and better pagetables!