

to Superscalar

Prof. Matthew D. Sinclair

Lecture notes based in part on slides created by Mark Hill, Mikko Lipasti, David Wood, Guri Sohi, John Shen and Jim Smith

Pipelining to Superscalar

- Forecast
	- IBM RISC Experience
	- The case for superscalar
	- Instruction-level parallel machines
	- Superscalar pipeline organization
	- Superscalar pipeline design

IBM RISC Experience [Agerwala and Cocke 1987]

- Internal IBM study: Limits of a scalar pipeline?
- Memory Bandwidth
	- Fetch 1 instr/cycle from I-cache
	- 40% of instructions are load/store (D-cache)
- Code characteristics (dynamic)
	- $-$ Loads $-25%$
	- Stores 15%
	- $-$ ALU/RR $-$ 40%
	- Branches & jumps 20%
		- 1/3 unconditional (always taken)
		- 1/3 conditional taken, 1/3 conditional not taken

IBM Experience – Assumptions

- Cache Performance
	- Assume 100% hit ratio (upper bound)
	- $-$ Cache latency: $I = D = 1$ cycle default
- Load and branch scheduling
	- Loads
		- 25% cannot be scheduled (delay slot empty)
		- 65% can be moved back 1 or 2 instructions
		- 10% can be moved back 1 instruction
	- Branches & jumps
		- Unconditional 100% schedulable (fill one delay slot)
		- Conditional 50% schedulable (fill one delay slot)

CPI Optimizations

- Goal and impediments
	- $-$ CPI = 1, prevented by pipeline stalls
- V1: No RF bypassing, no load/branch scheduling
	- $-$ Load penalty: 2 cycles: 0.25 x 2 = 0.5 CPI
	- $-$ Branch penalty: 2 cycles: 0.2 x 2/3 x 2 = 0.27 CPI
	- $-$ Total CPI: 1 + 0.5 + 0.27 = 1.77 CPI
- V2: RF Bypassing, no load/branch scheduling
	- $-$ Load penalty: 1 cycle: 0.25 x 1 = 0.25 CPI
	- $-$ Total CPI: 1 + 0.25 + 0.27 = 1.52 CPI

More CPI Optimizations

- V3: RF Bypassing, scheduling of loads/branches
	- Load penalty:
		- $65\% + 10\% = 75\%$ moved back, no penalty
		- 25% = $>$ 1 cycle penalty
		- \cdot 0.25 x 0.25 x 1 = 0.0625 CPI
	- Branch Penalty
		- 1/3 unconditional 100% schedulable => 1 cycle
		- 1/3 cond. not-taken, => no penalty (predict not-taken)
		- 1/3 cond. Taken, 50% schedulable => 1 cycle
		- 1/3 cond. Taken, 50% unschedulable => 2 cycles
		- $0.20 \times [1/3 \times 1 + 1/3 \times 0.5 \times 1 + 1/3 \times 0.5 \times 2] = 0.167$
- Total CPI: $1 + 0.063 + 0.167 = 1.23$ CPI

Simplify Branches

- V4: Assume 90% can be PC-relative
	- No register indirect, no register access
	- Separate adder (like MIPS R3000)
	- Branch penalty reduced

• Total CPI: $1 + 0.063 + 0.085 = 1.15$ CPI = 0.87 IPC

to Superscalar Part 2

Prof. Matthew D. Sinclair

Lecture notes based in part on slides created by Mark Hill, Mikko Lipasti, David Wood, Guri Sohi, John Shen and Jim Smith

 $-$ CPI: 1.15 => 0.5 (best case)

Revisit Amdahl's Law

- h = fraction of time in serial code
- \bullet f = fraction that is vectorizable
- $v =$ speedup for f
- Overall speedup:

$$
Speedup = \frac{1}{1 - f + \frac{f}{v}}
$$

Revisit Amdahl's Law

- Sequential bottleneck
- Even if v is infinite

$$
\lim_{\nu \to \infty} \frac{1}{1 - f + \frac{f}{\nu}} = \frac{1}{1 - f}
$$

– Performance limited by nonvectorizable portion (1-f)

Pipelined Performance Model

g = fraction of time pipeline is filled 1-g = fraction of time pipeline is not filled (stalled)

Pipelined Performance Model

 $g =$ fraction of time pipeline is filled $1-g$ = fraction of time pipeline is not filled (stalled)

Pipelined Performance Model

- Tyranny of Amdahl's Law [Bob Colwell]
	- When g is even slightly below 100%, a big performance hit will result
	- Stalled cycles are the key adversary and must be minimized as much as possible

Motivation for Superscalar

[Agerwala and Cocke]

Superscalar Proposal

- Moderate tyranny of Amdahl's Law
	- Ease sequential bottleneck
	- More generally applicable
	- Robust (less sensitive to f)
	- Revised Amdahl's Law:

Limits on Instruction Level Parallelism (ILP)

to Superscalar Part 3

Prof. Matthew D. Sinclair

Lecture notes based in part on slides created by Mark Hill, Mikko Lipasti, David Wood, Guri Sohi, John Shen and Jim Smith

Superscalar Proposal

- Go beyond single instruction pipeline, achieve $IPC > 1$
- Dispatch multiple instructions per cycle
- Provide more generally applicable form of concurrency (not just vectors)
- Geared for sequential code that is hard to parallelize otherwise
- Exploit fine-grained or instruction-level parallelism (ILP)

- Baseline scalar RISC
	- $-$ Issue parallelism = IP = 1
	- $-$ Operation latency = OP = 1
	- $-$ Peak IPC = 1

- Superpipelined: cycle time $= 1/m$ of baseline
	- $-$ Issue parallelism = IP = 1 inst / minor cycle
	- $-$ Operation latency = OP = m minor cycles

- Superscalar:
	- $-$ Issue parallelism = IP = n inst / cycle
	- $-$ Operation latency = OP = 1 cycle
	- Peak IPC = n instr / cycle (n x speedup?)

- VLIW: Very Long Instruction Word
	- $-$ Issue parallelism = IP = n inst / cycle
	- $-$ Operation latency = OP = 1 cycle
	- Peak IPC = n instr / cycle = 1 VLIW / cycle

[Jouppi, DECWRL 1991]

- Superpipelined-Superscalar
	- $-$ Issue parallelism = IP = n inst / minor cycle
	- $-$ Operation latency = OP = m minor cycles

 $-$ Peak IPC = n x m instr / major cycle

Superscalar vs. Superpipelined

- Roughly equivalent performance
	- $-$ If n = m then both have about the same IPC
	- Parallelism exposed in space vs. time

Superscalar Challenges

Backup

MIPS R2000/R3000 Pipeline

Intel i486 5-stage Pipeline

