
CS/ECE 752: Advanced Computer Architecture I



Prof. Matthew D. Sinclair

Pipelining


Slide History/Attribution Diagram:



Announcements

- Advanced Topics Lectures Selected
 - Readings and Reviews Posted
- HW1 Due Friday
 - See Piazza for some help with some CSL (PATH) issues


Computer System Layers



This Unit: Pipelining


- Basic Pipelining
 - Single, in-order issue
 - Clock rate vs. IPC
- Data Hazards
 - Hardware: stalling and bypassing
 - Software: pipeline scheduling
- Control Hazards
 - Branch prediction
- Precise state

Datapath and Control




- Datapath: implements execute portion of fetch/exec. loop
 - Functional units (ALUs), registers, memory interface
- Control: implements decode portion of fetch/execute loop
 - Mux selectors, write enable signals regulate flow of data in datapath
 - Part of decode involves translating insn opcode into control signals

Single-Cycle Datapath



- Single-cycle datapath: true "atomic" fetch/execute loop
 - Fetch, decode, execute one complete instruction every cycle
 - + Takes 1 cycle to execution any instruction by definition ("CPI" is 1)
 - Long clock period: to accommodate slowest instruction
 (worst-case delay through circuit, must wait this long every time)

Multi-Cycle Datapath



- Multi-cycle datapath: attacks slow clock
 - Fetch, decode, execute one complete insn over multiple cycles
 - Allows insns to take different number of cycles (main point)
 - + Opposite of single-cycle: short clock period (less "work" per cycle)
 - Multiple cycles per instruction (higher "CPI")

Single-cycle vs. Multi-cycle Performance

- Single-cycle
 - Clock period = 50ns, CPI = 1
 - Performance = 50ns/insn
- Multi-cycle has opposite performance split of single-cycle
 - + Shorter clock period
 - Higher CPI
- Multi-cycle
 - Branch: 20% (3 cycles), load: 20% (5 cycles), ALU: 60% (4 cycles)
 - Clock period = 11ns,
 - Why is clock period 11ns and not 10ns?
 - CPI = (20%*3)+(20%*5)+(60%*4) = 4
 - Performance = 44ns/insn

Single-cycle vs. Multi-cycle

Single-cycle insn0.fetch, dec, exec

insn0.fetch insn0.dec insn0.exec

Multi-cycle insn1.fetch insn1.dec insn1.exec

Single-cycle datapath:

- Fetch, decode, execute one complete instruction every cycle
- + Low CPI: 1 by definition
- Long clock period: to accommodate slowest instruction
- Multi-cycle datapath: attacks slow clock
 - Fetch, decode, execute one complete insn over multiple cycles
 - + Short clock period
 - High CPI
- Can we have both low CPI and short clock period?
 - Not if datapath executes only one instruction at a time
 - No good way to make a single instruction go faster

Pipelining

insn0.fetch insn0.dec insn0.exec

Multi-cycle

insn0.fetch insn0.dec insn0.exec


insn0.fetch insn0.dec insn0.exec

Pipelined

insn1.fetch insn1.dec insn1.exec


- Important performance technique
 - Improves instruction throughput rather instruction latency
- Begin with multi-cycle design
 - When instruction advances from stage 1 to 2
 - Allow next instruction to enter stage 1
 - Form of parallelism: "insn-stage parallelism"
 - Individual instruction takes the same number of stages
 - + But instructions enter and leave at a much faster rate

Five Stage Pipeline Performance




- Pipelining: cut datapath into N stages (here 5) Tsinglecycle
 - One insn in each stage in each cycle
 - + Clock period = MAX($T_{insn-mem}$, $T_{regfile}$, T_{ALU} , $T_{data-mem}$)
 - + Base CPI = 1: insn enters and leaves every cycle
 - Actual CPI > 1: pipeline must often stall
 - Individual insn latency increases (pipeline overhead), not the point

5 Stage Pipelined Datapath



- Temporary values (PC,IR,A,B,O,D) re-latched every stage
 - Why? 5 insns may be in pipeline at once, they share a single PC?
 - Notice, PC not latched after ALU stage (why not?)

Pipeline Terminology




- Five stage: Fetch, Decode, eXecute, Memory, Writeback
 - Nothing magical about the number 5 (Pentium 4 has 22 stages)
- Latches (pipeline registers) named by stages they separate
 - PC, F/D, D/X, X/M, M/W

More Terminology & Foreshadowing

- Scalar pipeline: one insn per stage per cycle
 - Alternative: "superscalar" (later)
- In-order pipeline: insns enter execute stage in order
 - Alternative: "out-of-order" (later)
- Pipeline depth: number of pipeline stages
 - Nothing magical about five
 - Contemporary high-performance cores have ~15 stage pipelines
 - (even Intel atom, an in-order core, uses 16 stages)

Pipeline Control




One single-cycle controller, but pipeline the control signals

Pipeline Diagram

Pipeline diagram


- Cycles across, insns down
- Convention: X means ld r4,0(r5) finishes execute stage and writes into X/M latch at end of cycle 4

Abstract Pipeline



- This is an integer pipeline
 - Execution stages are X,M,W

Floating Point Pipelines



Pipeline Performance Calculation

- Single-cycle
 - Clock period = 50ns, CPI = 1
 - Performance = 50ns/insn
- Pipelined
 - Clock period = 12ns (50ns / 5 stages) + overheads
 - Optimistic Model:
 - CPI = 1 (each insn takes 5 cycles, but 1 completes each cycle)
 - Performance = 12ns/insn
 - Realistic Model: (adds pipeline penalty)
 - CPI = **1.5** (on average insn completes every 1.5 cycles)
 - Performance = **18ns/insn**
 - Much higher performance than single-cycle or multi-cycle

Data Dependences, Pipeline Hazards, and Bypassing

Dependences and Hazards

- Dependence: relationship between two insns
 - **Data**: two insns use same storage location
 - Control: one insn affects whether another executes at all
 - Programs differ depending on data/control dependences
 - Enforced by making older insn go before younger one
 - Happens naturally in single-/multi-cycle designs
 - But not in a pipeline
- Hazard: dependence & possibility of wrong insn order
 - Effects of wrong insn order cannot be externally visible
 - Hazards are a bad thing: stalls reduce performance

Managing a Pipeline

- Proper flow requires two pipeline operations
 - Mess with latch write-enable and clear signals to achieve
- Operation I: stall
 - Effect: stops some insns in their current stages
 - Use: make younger insns wait for older ones to complete
 - Implementation: de-assert write-enable
- Operation II: flush
 - Effect: removes insns from current stages
 - Use: see later
 - Implementation: assert clear signals
- Both stall and flush must be propagated to younger insns

Structural Hazards

- Structural hazard: resource needed twice in one cycle
 - Example: shared I/D\$

Fixing Structural Hazards

- Can fix structural hazards by stalling
 - * = structural stall
 - Q: which one to stall: 1d or and?
 - Always safe to stall younger instruction (here and)
 - Fetch stall logic: (X/M.op == 1d || X/M.op == st)
 - But not always the best thing to do performance wise (?)
 - + Low cost, simple
 - Decreases IPC
 - Upshot: better to avoid by design than to fix by stalling

Avoiding Structural Hazards

- Pipeline the contended resource
 - + No IPC degradation, low area, power overheads
 - For multi-cycle resources (e.g., multiplier)
 - Doesn't help for single-cycle resources...
- Replicate the contended resource
 - + No IPC degradation
 - Increased area, power, latency (interconnect delay?)
 - For cheap, divisible, or highly contended resources (e.g., I\$/D\$)
- Schedule pipeline to reduce structural hazards (RISC)
 - Design ISA so insn uses a resource at most once
 - Eliminate same insn hazards
 - Always in same pipe stage (hazards between two of same insn)
 - Reason why integer operations forced to go through M stage
 - And always for one cycle

Data Hazards

- Real insn sequences pass values via registers/memory
 - Three kinds of **data dependences** (where's the fourth?)

add r2,r3→r1	add r2,r3→r1	add r2,r3→r1
sub <mark>r1</mark> ,r4→r2	sub $r5,r4 \rightarrow r2$	sub r1,r4→r2
or r6,r3 → r1	or r6,r3 → r1	or r6,r3 → r1
Read-after-write (RAW)	Write-after-read (WAR)	Write-after-write (WAW)
True-dependence	Anti-dependence	Output-dependence

- Only one dependence matters between any two insns (RAW has priority)
- Dependence is property of the program and ISA
- Data hazards: function of data dependences and pipeline
 - Potential for executing dependent insns in wrong order
 - Require both insns to be in pipeline ("in flight") simultaneously

RAW

Read-after-write (RAW)

```
add r2,r3 \rightarrow r1


sub r1,r4 \rightarrow r2

or r6,r3 \rightarrow r1
```


- Problem: swap would mean sub uses wrong value for r1
- True: value flows through this dependence
 - Using different output register for add doesn't help

Stall Timing

- Stall Types:
 - data stall,
 - propagated stall
- D and W stages share regfile



Reducing RAW Stalls with Bypassing



- Why wait until W stage? Data available after X or M stage
 - Bypass (aka forward) data directly to input of X or M
 - X → X: from beginning of M (X output) to input of X
 - M → X: from beginning of W (M output) to input of X
 - M → M: from beginning of W (M output) to data input of M
 - "full bypassing":
 - Two each of $X \to X$, $M \to X$ (figure shows 1) + $M \to M =$
 - + Reduces stalls in a big way
 - Additional wires and muxes may increase clock cycle

Multi Cycle/Pipelined Functional Units

Multiplier Write Port Structural Hazard

- What about...
 - Two instructions trying to write register file in same cycle?
 - Structural hazard!
- Must prevent:

	1	2	3	4	5	6	7	8	9
mul r3,r5→r4	F	D	P0	P1	P2	Р3	W		
addi r1,1⇒r6		F	D	Х	М	W			
add r6,r10 → r7			F	D	Χ	М	W		

Solution: stall the offending instruction:

	1	2	3	4	5	6	7	8	9
mul r3,r5→r4	F	D	P0	P1	P2	Р3	W		
addi r1,1⇒r6		F	D	Χ	М	W			
add r6,r10→r7			F	D	D *	Χ	М	W	

WAW Hazards

Write-after-write (WAW)

```
add r2,r3 \rightarrow r1

sub r1,r4 \rightarrow r2

or r6,r3 \rightarrow r1
```

- Artificial: no value flows through dependence
 - Eliminate using different output register name for or
- Compiler effects
 - Scheduling problem: reordering would leave wrong value in r1
 - Later instruction reading **r1** would get wrong value
- Pipeline effects
 - Doesn't affect in-order pipeline with single-cycle operations
 - One reason for making ALU operations go through M stage
 - Can happen with multi-cycle operations (e.g., FP or cache misses)

WAW and Precise Interrupts

Optimizing WAW Hazards

- What to do?
 - Option I: stall younger instruction (addf) at writeback
 - + Intuitive, simple
 - Lower performance, cascading W structural hazards
 - Option II: cancel older instruction (divf) writeback
 - + No performance loss
 - What if divf or stf cause an exception (e.g., /0, page fault)?

Handling Interrupts/Exceptions

- How are interrupts/exceptions handled in a pipeline?
 - Interrupt: external, e.g., timer, I/O device requests
 - Exception: internal, e.g., /0, page fault, illegal instruction
 - We care about restartable interrupts (e.g. stf page fault)

- Von Neumann says
 - "Insn execution should appear sequential and atomic"
 - Insn X should complete before instruction X+1 should begin
 - + Doesn't physically have to be this way (e.g., pipeline)
 - But be ready to restore to this state at a moments notice
 - Called precise state or precise interrupts

Handling Interrupts

- In this situation
 - Make it appear as if divf finished and stf, addf haven't started
 - Allow divf to writeback
 - Flush stf and addf (so that's what a flush is for)
 - But addf has already written back
 - Keep an "undo" register file? Complicated
 - Force in-order writebacks? Slow
 - Invoke exception handler
 - Restart stf

More Interrupt Nastiness

- What about two simultaneous in-flight interrupts
 - Example: stf page fault, divf /0
 - Interrupts must be handled in program order (stf first)
 - Handler for stf must see program as if divf hasn't started
 - Must defer interrupts until writeback **and** force in-order writeback
- In general: interrupts are really nasty
 - Some processors (Alpha) only implement precise integer interrupts
 - Easier because fewer WAW scenarios
 - Most floating-point interrupts are non-restartable anyway
 - divf /0 → rescale computation to prevent underflow
 - Typically doesn't restart computation at excepting instruction

WAR Hazards

Write-after-read (WAR)

```
add r2,r3 \rightarrow r1

sub r5,r4 \rightarrow r2

or r6,r3 \rightarrow r1
```

- Compiler effects
 - Scheduling problem: reordering would mean add uses wrong value for r2
 - Artificial: solve using different output register name for sub
- Pipeline effects
 - Can't happen in simple in-order pipeline
 - Can happen with out-of-order execution

Memory Data Hazards


- So far, have seen/dealt with register dependences
 - Dependences also exist through memory

```
st r2 \rightarrow (r1)st r2 \rightarrow (r1)st r2 \rightarrow (r1)ld (r1) \rightarrow r4ld (r1) \rightarrow r4ld (r1) \rightarrow r4st r5 \rightarrow (r1)st r5 \rightarrow (r1)st r5 \rightarrow (r1)Read-after-write (RAW)Write-after-read (WAR)Write-after-write (WAW)
```

- But in an in-order pipeline like ours, they do not become hazards
- Memory read and write happen at the same stage
 - Register read happens three stages earlier than register write
- In general: memory dependences more difficult than register

Control Dependences and Branch Prediction


What About Branches?



Control hazards options

- 1. Could just stall to wait for branch outcome (two-cycle penalty)
- 2. Fetch past branch insns before branch outcome is known
 - Default: assume "not-taken" (at fetch, can't tell it's a branch)

Branch Recovery



- Branch recovery: what to do when branch is actually taken
 - Insns that will be written into F/D and D/X are wrong
 - Flush them, i.e., replace them with nops
 - + They haven't had written permanent state yet (regfile, DMem)
 - Two cycle penalty for taken branches

Control Hazards

Control hazards

- Control hazards indicated with F* (or not at all)
- Taken branch penalty is 2 cycles

- Back of the envelope calculation
 - **Branch: 20%**, other: 80%,
 - Say, 75% of branches are taken
 - $CPI_{BASE} = 1$
 - $CPI_{BASE+BRANCH} = 1 + 0.20*0.75*2 = 1.3$
 - Branches cause 30% slowdown
 - Worse with deeper pipelines (higher misprediction penalty)

ISA Branch Techniques

- Fast branch: resolves at D, not X
 - Test must be comparison to zero or equality, no time for ALU
 - + New taken branch penalty is 1
 - Must bypass into decode now, too e.g., cmplt, slt
 - Complex tests still 2-cycle delay? Or just split into compare + branch?
- Delayed branch: branch that takes effect one insn later
 - Insert insns that are independent of branch into "branch delay slot"
 - Preferably from before branch (always helps then)
 - But from after branch OK too
 - As long as no undoable effects (e.g., a store)
 - Upshot: short-sighted feature (e.g., MIPS regrets it)
 - Not a big win in today's pipelines
 - Complicates interrupt handling

Big Idea: Speculation

Speculation

"Engagement in risky transactions on the chance of profit"

Speculative execution

Execute before all parameters known with certainty

Correct speculation

+ Avoid stall, improve performance

Incorrect speculation (mis-speculation)

- Must abort/flush/squash incorrect instructions
- Must undo incorrect changes (recover pre-speculation state)

The "game": $[\%_{correct} * gain] > [(1-\%_{correct}) * penalty]$

Control Hazards: Control Speculation

- Deal with control hazards with control speculation
 - Unknown parameter: are these the correct insns to execute next?
- Mechanics
 - Guess branch target, start fetching at guessed position
 - Execute branch to verify (check) guess
 - Correct speculation? keep going
 - Mis-speculation? Flush mis-speculated insns
 - Don't write registers or memory until prediction verified
- Speculation game for in-order 5 stage pipeline
 - Gain = 2 cycles
 - Penalty = 0 cycles
 - No penalty → mis-speculation no worse than stalling
 - %_{correct} = branch prediction
 - Static (compiler) ~85%, **dynamic** (hardware) >95%
 - Not much better? Static has 3X mispredicts!

Control Speculation and Recovery

```
Correct:

addi r1,1→r3
bnez r3,targ
st r6→(r7+4)
targ:add r4,r5→r4

1 2 3 4 5 6 7 8 9

F D X M W


F D X M W

F D X M W


F D X M W

Speculative
```

- Mis-speculation recovery: what to do on wrong guess
 - Not too painful in an in-order pipeline
 - Branch resolves in X
 - + Younger insns (in F, D) haven't changed permanent state
 - Flush insns currently in F/D and D/X (i.e., replace with nops)




Dynamic Branch Prediction



- BP part I: target predictor (if taken)
 - Applies to all control transfers
 - Supplies target PC, tells if insn is a branch prior to decode
 - + Easy
- BP part II: direction predictor
 - Applies to conditional branches only
 - Predicts taken/not-taken
 - Harder (or at least more options)

Branch Target Buffer (BTB)

PC




- A small cache: address = PC, data = target-PC
 - Hit? This is a control insn and it's going to target-PC (if "taken")
 - Miss? Not a control insn, or one I have never seen before
- Partial data/tags: full tag not necessary, target-PC is just a guess
 - Aliasing: tag match, but not actual match (OK for BTB)
- Insert into BTB when (taken) branch is resolved
- Pentium4 BTB: 2K entries, 4-way set-associative

Why Does a BTB Work?

- Because control insn targets are stable
 - **Direct** means constant target, **indirect** means register target
 - + Direct conditional branches? <
 - + Direct calls? <
 - + Direct unconditional jumps? <
 - + Indirect conditional branches? Not that useful→not widely supported
 - Indirect calls? Two idioms:
 - + Dynamically linked functions (DLLs)? <
 - + Dynamically dispatched (virtual) functions?
 - Indirect unconditional jumps? Two idioms
 - Switches? X but these are rare
 - Returns?
 — but... we should know based on the program where we are returning!


Return Address Stack (RAS)



- Return addresses are easy to predict without a BTB
 - Hardware return address stack (RAS) tracks call sequence
 - Calls push PC+4 onto RAS
 - Prediction for returns is RAS[TOS]
 - Q: how can you tell if an insn is a return before decoding it?
 - A1: Add tags to make RAS a cache (have to check it...)
 - A2: (Better) attach pre-decode bits to I\$
 - Written after first time insn executes
 - Two useful bits: return?, conditional-branch?

Branch Direction Prediction

- Direction predictor (DIRP)
 - Map conditional-branch PC to taken/not-taken (T/N) decision
 - Can be based on additional information
- Branch history table (BHT): simplest predictor
 - PC indexes table of bits (0 = N, 1 = T), no tags
 - Essentially: branch will go same way it went last time



- Why: Individual conditional branches often biased or weakly biased
 - 90%+ one way or the other considered "biased"
 - Why? Loop back edges, checking for uncommon conditions

Branch History Table (BHT)

• Problem: inner loop branch below


```
for (i=0; i<100; ++i)
  for (j=0; j<3; ++j)
    // whatever</pre>
```

- Two "built-in" mis-predictions per inner loop iteration
- Branch predictor "changes its mind too quickly"

Time	Outcome
1	Т
2	Т
3 4 5 6	Т
4	N
5	Т
6	Т
7	Т
<u>8</u> 9	N
9	Т
10	Т
11	T
12	N


Two-Bit Saturating Counters (2bc)

- Two-bit saturating counters (2bc) [Smith 1981]
 - Replace each single-bit prediction
 - (0,1,2,3) = (N,n,t,T)
 - Strong not-taken, weak not-taken, weak taken, strong taken




Two-Bit Saturating Counters (2bc)

- Two-bit saturating counters (2bc) [Smith 1981]
 - Replace each single-bit prediction
 - (0,1,2,3) = (N,n,t,T)
 - Adds "hysteresis"
 - Force predictor to mis-predict twice before "changing its mind"
 - One mispredict each loop execution (rather than two)
 - + Fixes this pathology (which is not pathology) (which is not pathology) (which is not pathology)
 - Works well for biased br
 - Works well if branch ocd single of the bias
 - Can we do even better?



Two-level Predictor

- Correlated (two-level) predictor [Patt 1991]
 - Exploits observation that branch outcomes are correlated
 - Branch history table stores past branches



Correlated Predictor – 3 Bit History


```
for (i=0;i<100;i++)
  for (j=0;j<3;j++)
     // whatever</pre>
```

Actual Pattern:

T,T,T,N,T,T,T,N,T

•••

- Want:
 - T,T,T ->
 - N,T,T ->
 - T,N,T ->
 - T,T,N ->




Correlated Predictor Design

- Design choice I: one global BHR or one per PC (local)?
 - Each one captures different kinds of patterns
 - Global captures local patterns for tight loop branches
- Design choice II: how many history bits (BHR size)?
 - Tricky one
 - + Given unlimited resources, longer BHRs are better, but...
 - BHT utilization decreases
 - Many history patterns are never seen
 - Many branches are history independent (don't care)
 - PC xor BHR allows multiple PCs to dynamically share BHT
 - BHR length < log₂(BHT size)
 - Predictor takes longer to train
 - Typical length: 8–12

(m,n) Correlated Predictor

- Generalizing, an (m,n) predictor is:
 - N = n-bit saturating counter
 - 2ⁿ counters that can be indexed
 - M = m-bit global history register
 - 2^m locations per PC (e.g., in BHT)



Branch Prediction Performance

- Same parameters
 - Branch: 20%, load: 20%, store: 10%, other: 50%
 - 75% of branches are taken
- Dynamic branch prediction
 - Branches predicted with 95% accuracy
 - CPI = 1 + 0.20*0.05*2 = 1.02

- So are we done with branch prediction?
 - No, not yet ... penalties for out-of-order core are VERY HIGH even with 5% mispredictions

Pipeline Performance Summary

- Base CPI is 1, but hazards increase it
- Nothing magical about a 5 stage pipeline
 - Pentium4 has 22 stage pipeline
- Increasing pipeline depth
 - + Increases clock frequency (that's why companies used to do it)
 - But decreases IPC
 - Branch mis-prediction penalty becomes longer
 - More stages between fetch and whenever branch computes
 - Non-bypassed data hazard stalls become longer
 - More stages between register read and write
 - Ultimate metric is *IPC* * *frequency*
 - At some point, CPI losses offset clock gains

Dynamic Pipeline Power

- Remember control-speculation game
 - [2 cycles * %_{correct}] [**0** cycles * (1-%_{correct})]
 - No penalty → mis-speculation no worse than stalling
 - This is a performance-only view
 - From a power standpoint, mis-speculation is worse than stalling

Power control-speculation game

- $[0 \text{ nJ} * \%_{correct}] [X \text{ nJ} * (1-\%_{correct})]$
- No benefit → correct speculation no better than stalling
 - Not exactly, increased execution time increases static power
- How to balance the two?

Trends...


- Trend has been for deeper pipelines
 - Intel example:
 - 486: 5 stages (50+ gate delays / clock)
 - Pentium: 7 stages
 - Pentium II/III: 12 stages
 - Pentium 4: 22 stages (10 gate delays / clock)
 - 800 MHz Pentium III was faster than 1 GHz Pentium4
 - Intel Core2: 14 stages, less than Pentium 4
 - Nehalem (2008): 20-24 Stages
 - Haswell (2013): 14-19 Stages
 - Skylake (2017): 14-19 Stages
 - Cooper Lake (2019): 14-19 Stages

Summary

- Principles of pipelining
 - Effects of overhead and hazards
 - Pipeline diagrams
- Data hazards
 - Stalling and bypassing
- Control hazards
 - Branch prediction
- Power techniques
 - Dynamic power: speculation gating
 - Static and dynamic power: razor latches

Hidden Bonus Slides

Research: Razor



- Razor [Uht, Ernst+]
 - Identify pipeline stages with narrow signal margins (e.g., X)
 - Add "Razor" X/M latch: relatches X/M input signals after safe delay
 - Compare X/M latch with "safe" razor X/M latch, different?
 - Flush F,D,X & M
 - Restart M using X/M razor latch, restart F using D/X latch
 - + Pipeline will not "break" \rightarrow reduce V_{DD} until flush rate too high
 - + Alternatively: "over-clock" until flush rate too high


When to Perform Branch Prediction?

- Option #1: During Decode
 - Look at instruction opcode to determine branch instructions
 - Can calculate next PC from instruction (for PC-relative branches)
 - One cycle "mis-fetch" penalty even if branch predictor is correct

- Option #2: During Fetch?
 - How do we do that?


Hybrid Predictor

- Hybrid (tournament) predictor [McFarling 1993]
 - Attacks correlated predictor BHT capacity problem
 - Idea: combine two predictors
 - Simple BHT predicts history independent branches
 - Correlated predictor predicts only branches that need history
 - Chooser assigns branches to one predictor or the other
 - Branches start in simple BHT, move mis-prediction threshold
 - + Correlated predictor can be made **smaller**, handles fewer branches
 - + 90–95% accuracy



Research: Perceptron Predictor

- Perceptron predictor [Jimenez]
 - Attacks BHR size problem using machine learning approach
 - BHT replaced by table of function coefficients F_i (signed)
 - Predict taken if ∑(BHR_i*F_i)> threshold
 - + Table size #PC*|BHR|*|F| (can use long BHR: ~60 bits)
 - Equivalent correlated predictor would be #PC*2|BHR|
 - How does it learn? Update F_i when branch is taken
 - BHR_i == 1 ? F_i ++ : F_i --;
 - "don't care" F_i bits stay near 0, important F_i bits saturate
 - + Hybrid BHT/perceptron accuracy: 95–98%



Research: Speculation Gating


Speculation gating [Manne+]

- Extend branch predictor to give prediction + confidence
- Speculate on high-confidence (mis-prediction unlikely) branches
- Stall (save energy) on low-confidence branches

Confidence estimation


- What kind of hardware circuit estimates confidence?
- Hard in absolute sense, but easy relative to given threshold
- Counter-scheme similar to %_{miss} threshold for cache resizing
- Example: assume 90% accuracy is high confidence
 - PC-indexed table of confidence-estimation counters
 - Correct prediction? table[PC]+=1: table[PC]-=9;
 - Prediction for PC is confident if table[PC] > 0;

Research: Runahead Execution



- In-order writebacks essentially imply stalls on D\$ misses
 - Can save power ... or use idle time for performance
- Runahead execution [Dundas+ 97]
 - Shadow regfile kept in sync with main regfile (write to both)
 - D\$ miss: continue executing using shadow regfile (disable stores)
 - D\$ miss returns: flush pipe and restart with stalled PC
 - + Acts like a smart prefetch engine
 - + Performs better as cache t_{miss} grows (relative to clock period)

Example: Integer Multiplier



16x16 combinational multiplier

Dependences and Loops


- Data dependences in loops
 - **Intra-loop**: within same iteration
 - **Inter-loop**: across iterations
 - Example: DAXPY (Double precision A X Plus Y)

```
for (i=0;i<100;i++)
  Z[i]=A*X[i]+Y[i];
0: ldf f2,X(r1)
1: mulf f2,f0,f4
2: ldf f6,Y(r1)
3: addf f4,f6,f8
4: stf f8,Z(r1)
5: addi r1,8,r1
6: cmplti r1,800,r2
7: beq r2,Loop
```

```
• RAW intra: 0 \rightarrow 1(f2), 1 \rightarrow 3(f4), 2 \rightarrow 3(f6), 3 \rightarrow 4(f8), 5 \rightarrow 6(r1), 6 \rightarrow 7(r2)
```

- RAW inter: $5\rightarrow 0(r1)$, $5\rightarrow 2(r1)$, $5\rightarrow 4(r1)$, $5\rightarrow 5(r1)$
- WAR intra: $0\rightarrow 5(r1)$, $2\rightarrow 5(r1)$, $4\rightarrow 5(r1)$
- WAR inter: $1 \rightarrow 0(f2)$, $3 \rightarrow 1(f4)$, $3 \rightarrow 2(f6)$, $4 \rightarrow 3(f8)$, $6 \rightarrow 5(r1)$, $7 \rightarrow 6(r2)$
- WAW intra: none
- WAW inter: $0\rightarrow 0(f2)$, $1\rightarrow 1(f4)$, $2\rightarrow 2(f6)$, $3\rightarrow 3(f8)$, $6\rightarrow 6(r2)$

Why Does Every Insn Take 5 Cycles?



- Could/should we allow add to skip M and go to W? No
 - It wouldn't help: peak fetch still only 1 insn per cycle
 - Structural hazards: imagine add follows 1w

Simple Analytical Pipeline Model

- Let: insn execution require N stages, each takes t_n time
- Single-cycle execution
 - $\mathbf{L_1}$ (1-insn latency) = Σt_n
 - **T** (throughput) = 1/L₁
 - L_M (M-insn latency, where M>>1) = M*L₁
- Now: N-stage pipeline
 - $L_{1+P} = L_1$
 - $T_{+P} = 1/max(t_n) \le N/L_1$
 - If t_n are equal (i.e., $max(t_n) = L_1/N$), throughput = N/L_1
 - $L_{M+P} = M*max(t_n) \ge M*L_1/N$
 - S_{+P} (speedup) = $[M*L_1 / (\ge M*L_1/N)] = \le N$
- Q: for arbitrarily high speedup, use arbitrarily high N?

N-stages != ∞ due to Pipeline Overhead

- Let: O be extra delay per pipeline stage
 - Latch overhead: pipeline latches take time
 - Clock/data skew
- Now: N-stage pipeline with overhead
 - Assume $max(t_n) = L_1/N$
 - $L_{1+P+O} = L_1 + N*O$
 - $T_{+P+O} = 1/(L_1/N + O) = 1/(1/T + O) \le T_1 \le T/O$
 - $L_{M+P+O} = M*L_1/N + M*O = L_{M+P} + M*O$
 - $S_{+P+O} = [M*L_1 / (M*L_1/N + M*O)] = \le N = S_{+P}, \le L_1/O$
- O limits throughput and speedup → useful N

N-stages != due to Hazards

- Dependence: relationship that serializes two insns
 - **Data**: two insns use the same value or storage location
 - **Control**: one instruction affects whether another executes at all
 - **Maybe**: two insns *may* have a dependence
- Hazard: dependence causes potential incorrect execution
 - Possibility of using or corrupting data or execution flow
 - **Structural**: two insns want to use same structure, one must wait
 - Often fixed with stalls: insn stays in same stage for multiple cycles
- Let: H be average number of hazard stall cycles per instruction
 - $L_{1+P+H} = L_{1+P}$ (no hazards for one instruction)
 - $T_{+P+H} = [N/(N+H)]*N/L_1 = [N/(N+H)]*T_{+P}$
 - $L_{M+P+H} = M* L_1/N * [(N+H)/N] = [(N+H)/N] * L_{M+P}$
 - $S_{+P+H} = M*L_1 / M*L_1/N*[(N+H)/N] = [N/(N+H)]*S_{+P}$
- H also limit throughput, speedup → useful N
 - $N\uparrow \rightarrow H\uparrow$ (more insns "in flight" \rightarrow more dependences become hazards)
 - Exact H depends on program, requires detailed simulation/model

Compiler Scheduling

- Compiler can schedule (move) insns to reduce stalls
 - Basic pipeline scheduling: eliminate back-to-back load-use pairs
 - Example code sequence: a = b + c; d = f e;
 - MIPS Notation:
 - "ld r2,4(sp)" is "ld [sp+4] \rightarrow r2" "st r1, 0(sp)" is "st r1 \rightarrow [sp+0]"

```
Before
                             After
ld r2, 4(sp)
                             1d r2, 4(sp)
1d r3,8(sp)
                             1d r3,8(sp)
add \r3,r2,r1
                            ld r3,16(sp)
               //stall
st r1,0(sp)
                             add r3,r2,r1
                                             //no stall
ld r5,16(sp)
                             ld r6,20(sp)
                             st r1 \times 0 (sp)
ld r6,20(sp)
sub r5, r6, r4
                             sub r5, r6, r4
                //stall
                                            //no stall
st r4,12(sp)
                             st r4,12(sp)
```

Compiler Scheduling Requires

Large scheduling scope

- Independent instruction to put between load-use pairs
- + Original example: large scope, two independent computations
- This example: small scope, one computation

```
Before

After

ld r2,4(sp)

ld r2,4(sp)

ld r3,8(sp)

ld r3,8(sp)

add r3,r2,r1 //stall

st r1,0(sp)

After
```

Compiler Scheduling Requires

Enough registers

- To hold additional "live" values
- Example code contains 7 different values (including sp)
- Before: max 3 values live at any time → 3 registers enough
- After: max 4 values live → 3 registers not enough → WAR violations

```
Original
                              Wrong!
ld r2, 4 (sp)
                              1d r2, 4 (sp)
ld r1,8(sp)
                              ld r1,8(sp)
add \r1, r2, r1
                              ld r2 \sqrt{16(sp)}
                //stall
st r1, 0 (sp).
                              add r1, r2, r1
                                               //WAR
1d r2, 16 (sp)
                              1d r1, 20 (sp)
ld r1,20 (sp)
                              st r1,0(sp)
                                              //WAR
sub r2, r1, r1
                //stall
                              sub r2, r1, r1
st r1,12(sp)
                              st r1,12(sp)
```

Compiler Scheduling Requires

Alias analysis

- Ability to tell whether load/store reference same memory locations
 - Effectively, whether load/store can be rearranged
- Example code: easy, all loads/stores use same base register (sp)
- New example: can compiler tell that r8 = sp?

```
Before
                            Wrong(?)
1d r2, 4(sp)
                            1d r2, 4(sp)
                            ld r3,8(sp)
1d r3,8(sp)
               //stall /
add r3,r2,r1
                            1d r5, 0 (r8)
st r1,0(sp)
                            add r3,r2,r1
1d r5, 0(r8)
                            1d r6, 4(r8)
                            st r1, 0(sp)
1d r6, 4(r8)
sub r5, r6, r4
               //stall
                            sub r5, r6, r4
st r4,8(r8)
                            st r4,8(r8)
```

- Reverse stream analogy
 - "Downstream": earlier stages, younger insns
 - "Upstream": later stages, older insns
 - Reverse? instruction stream fixed, pipeline flows over it
 - Architects see instruction stream as fixed by program/compiler

Two Stall Timings (without bypassing)

- Depend on how D and W stages share regfile
 - Each gets regfile for half a cycle
 - 1st half D reads, 2nd half W writes 3 cycle stall
 - d* = data stall, p* = propagated stall

- + 1st half W writes, 2nd half D reads 2 cycle stall
- How does the stall logic change here?

