|
David A. Wood
Professor
|
|
David A. Wood's On-line Publications
Year:
-
2011,
2010,
2009,
2008,
-
2007,
2006,
2005,
2004,
-
2003,
2002,
2000,
1999,
-
1998,
1997,
1996,
1995,
-
1994,
1993.
For other paper's from Prof. Wood's research groups, please see:
-
- A Primer on Memory Consistency and Cache Coherence
,
Daniel J. Sorin, Mark D. Hill, and David A. Wood,
Synthesis Lectures in Computer Architecture, Morgan & Claypool Publishers, May 2011.
Draft copy of front matter and introductory chapter: pdf
Synthesis Lectures in Computer Architecture Home Page:
html
- Calvin: Deterministic or Not? Free Will to Choose,
Derek R. Hower, Polina Dudnik, David A. Wood, and Mark D. Hill
17th International Symposium on High-Performance Computer Architecture (HPCA), Februrary 2011.
Local copy: pdf
Talk: pptx
- Safe and Efficient Supervised Memory Systems,
Jayaram Bobba, Marc Lupon, Mark D. Hill, and David A. Wood
17th International Symposium on High-Performance Computer Architecture (HPCA), Februrary 2011.
Local copy: pdf
Talk: pptx
-
-
Computer system implementing synchronized broadcast using timestamps
Robert E. Cypher, David A. Wood, Mark D. Hill, Thomas M. Wicki,
U.S. Patent No 7,366,843 issued April 29, 2008.
- OS Support for Virtualizing Transactional Memory,
Michael M. Swift, Haris Volos, Neelam Goyal, Luke Yen, Mark D. Hill and David A Wood
Third ACM SIGPLAN Workshop on Transactional Memory (TRANSACT), February 2008.
Local copy: pdf
Talk: ppt
Also appears as Univ. of Wisconsin Computer Sciences Technical Report CS-TR-2008-1630,
February 2008.
- Performance Pathologies in Hardware Transactional Memory,
Jayaram Bobba, Kevin E. Moore, Haris Volos, Luke Yen, Mark D. Hill, Michael M. Swift, and David A. Wood
IEEE Micro Special Issue: Micro's Top Picks from Microarchitecture Conferences, January-February 2008.
(Shorter, award version of ISCA 2007 Paper)
-
-
System and method for enhancing communication between devices in a computer system
David A. Wood, Robert C. Zak, Jr., Monica Wong-Chan, Chistopher J. Jackson, Thomas P. Webber, Mark D. Hill
U.S. Patent No 7,225,383 issued May 29, 2007.
- LogTM-SE: Decoupling Hardware Transactional Memory from Caches,
Luke Yen, Jayaram Bobba, Michael R. Marty, Kevin E. Moore, Haris Volos, Mark D. Hill, Michael M. Swift, and David A. Wood
International Symposium on High Performance Computer Architecture (HPCA), February 2007.
Local copy: pdf
Talk: ppt,
pdf
- Interactions
Between Compression and Prefetching in Chip Multiprocessors,
Alaa R. Alameldeen and David A. Wood
International Symposium on High Performance Computer Architecture (HPCA), February 2007.
Local copy: pdf
Talk: ppt,
pdf
-
Computer system implementing synchronized broadcast using skew control and queuing
Robert E. Cypher, Mark D. Hill, David A. Wood,
U.S. Patent No 7,136,980 issued November 14, 2006.
-
ASR: Adaptive Selective Replication for CMP Caches,
Bradford M. Beckmann, Michael R. Marty, and David A. Wood,
39th International Symposium on Microarchitecture (MICRO),
December 2006.
Local copy: pdf
Talk: ppt
-
-
IPC Considered Harmful for Multiprocessor Workloads,
Alaa R. Alameldeen and David A. Wood,
IEEE Micro,
Jul-Aug 2006.
Local copy: pdf
- LogTM: Log-based Transactional Memory,
Kevin E. Moore, Jayaram Bobba, Michelle J. Moravan, Mark D. Hill and David A. Wood
International Symposium on High Performance Computer Architecture (HPCA), February 2006.
Local copy: pdf
Talk: ppt,
pdf
-
Evaluating scheduling policies for fine-grain communication protocols on a cluster of SMPs
Babak Falsafi, David A. Wood
Journal of Parallel and Distributed Computing, Volume 65 Issue 4
April 2005
Paper: pdf
-
Token based cache-coherence protocol
Martin, Milo M. K., Mark D. Hill, David A. Wood,
U.S. Patent No 6,981,097 issued December 27, 2005.
-
Exploring Processor Design Options for Java Based Middleware,
Martin Karlsson, Kevin E. Moore, Erik Hagersten and David A. Wood,
34th International Conference on Parallel Processing (ICPP),
June 2005.
Paper: pdf
-
Bandwidth-adaptive, hybrid, cache-coherence protocol,
Martin, Milo M. K., Daniel J. Sorin, Mark D. Hill, David A. Wood,
U.S. Patent No 6,883,070 issued April 19, 2005.
-
Thread-Level Transactional Memory,
Kevin E. Moore, Mark D. Hill, and David A. Wood,
Univ. of Wisconsin Computer Sciences Technical Report CS-TR-2005-1524,
March 2005.
Local copy: pdf
- Improving Multiple-CMP Systems Using Token Coherence,
Michael R. Marty, Jesse D. Bingham, Mark D. Hill, Alan J. Hu, Milo M.K. Martin and David A. Wood,
International Symposium on High Performance Computer Architecture (HPCA), February 2005.
Local copy: pdf
Talk: ppt
Extended Talk: ppt
-
Method and device for a context-based memory management system,
Boris Ostrovsky, Daniel R. Cassiday, John R. Feehrer, David A. Wood, Pazhani Pillai, Christopher J. Jackson, Mark Donald Hill,
U.S. Patent No 6,826,671 issued November 30, 2004.
-
Managing Wire Delay in Large Chip-Multiprocessor Caches,
Bradford M. Beckmann and David A. Wood,
37th International Symposium on Microarchitecture (MICRO),
December 2004.
Local copy: pdf
Talk: htm and
ppt
-
-
Using Speculation to Simplify Multiprocessor Design,
Daniel J. Sorin, Milo M. K. Martin, Mark D. Hill, and David A. Wood,
International Parallel and Distributed Processing Symposium (IPDPS),
April 2004.
Local copy: pdf
Talk: ppt
-
Token Coherence: A New Framework for Shared-Memory Multiprocessors,
Milo M.K. Martin, Mark D. Hill and David A. Wood,
IEEE Micro Special Issue: Micro's Top Picks from Microarchitecture Conferences,
November-December 2003.
Local copy: pdf
Original ISCA 2003 Paper: pdf
Token Coherence Bibliography: html
-
Addressing Workload Variability in Architectural Simulations,
Alaa R. Alameldeen and David A. Wood,
IEEE Micro Special Issue: Micro's Top Picks from Microarchitecture Conferences,
November-December 2003.
Local copy: pdf
(Shorter, award version of HPCA 2003 Paper)
-
TLC: Transmission Line Caches,
Bradford M. Beckmann and David A. Wood,
36th International Symposium on Microarchitecture (MICRO),
December 2003.
Local copy: pdf
Talk: htm and
ppt
-
-
-
Simulating a $2M Commercial Server on a $2K PC,
Alaa R. Alameldeen, Milo M.K. Martin, Carl J. Mauer, Kevin E. Moore, Min Xu, Daniel J. Sorin, Mark D. Hill and David A. Wood,
IEEE Computer, February 2003.
Local copy: pdf
Talk: ppt
-
Variability in Architectural Simulations of Multi-threaded Workloads,
Alaa R. Alameldeen and David A. Wood,
9th International Symposium on High Performance Computer Architecture (HPCA),
February 2003.
Local copy: pdf
Talk: ppt, pdf
(Shorter, award version appears in Micro's Top Picks, Nov/Dec 2003)
-
Memory System Behavior of Java-Based Middleware,
Martin Karlsson, Kevin E. Moore, Erik Hagersten and David A. Wood,
9th International Symposium on High Performance Computer Architecture (HPCA),
February 2003.
Local copy: pdf
Talk: pdf, ppt
-
Dynamic Verification of End-to-End Multiprocessor Invariants,
Daniel J. Sorin, Mark D. Hill, and David A. Wood,
International Conference on Dependable Systems and Networks (DSN, formerly FTCC), June 2003.
Local copy: pdf
Talk: ppt
-
Cache with dynamic control of sub-block fetching,
Douglas C. Burger and David A. Wood,
U.S. Patent No 6,557,080 issued April 29, 2003.
-
-
Specifying and Verifying a Broadcast and a Multicast Snooping Cache Coherence Protocol,
Daniel J. Sorin, Manoj Plakal, Anne E. Condon, Mark D. Hill, Milo M. K. Martin and David A. Wood,
IEEE Transactions on Parallel and Distributed Systems, June 2002 (vol 13, number 6).
(Previously available as Dept. of Computer Sciences Technical Report
CS-TR-2000-1412, March 2000.)
Local copy: pdf
Online protocol examples in html
-
-
Memory Characterization of the ECperf Benchmark,
Martin Karlsson, Kevin E. Moore, Erik Hagersten, and David A. Wood,
Workload on Memory Performance Issues (WMPI), 2002.
Local copy: pdf.
-
Evaluating Non-deterministic Multi-threaded Commercial Workloads,
Alaa R. Alameldeen, Carl J. Mauer, Min Xu, Pacia J. Harper, Milo M.K. Martin, Daniel J. Sorin, Mark D. Hill and David A. Wood,
Workshop On Computer Architecture Evaluation using Commercial Workloads (CAECW), February 2002.
Local copy: pdf
Talk: pdf and
ppt
-
Bandwidth Adaptive Snooping,
Milo M. K. Martin, Daniel J. Sorin, Mark D. Hill, and David A. Wood,
8th International Symposium on High Performance Computer Architecture (HPCA),
February 2002.
Local copy: pdf
Talk: pdf and
ppt
-
-
Fast Checkpoint/Recovery to Support Kilo-Instruction Speculation and Hardware Fault Tolerance,
Daniel J. Sorin, Milo M. K. Martin, Mark D. Hill, and David A. Wood,
Dept. of Computer Sciences Technical Report CS-TR-2000-1420, October 2000.
Local copy: pdf
and ps
-
Fast and Portable Parallel Architecture Simulators: Wisconsin Wind Tunnel II,
Shubhendu S. Mukherjee, Steven K. Reinhardt, Babak Falsafi, Mike
Litzkow, Steven Huss-Lederman, Mark D. Hill, James R. Larus, and David
A. Wood,
IEEE Concurrency, October-December 2000.
Local copy: pdf
-
Cachable interface control registers for high speed data transfer,
David A. Wood, Steven K. Reinhardt, Shubhendu S. Mukherjee,
Babak Falsafi, Mark D. Hill, and Robert W. Pfile,
United States Patent 5,951,657 issued September 14, 1999.
-
Methods and apparatus for substantially memory-less coherence transformer
for connecting computer node coherence domains,
Erik E. Hagersten, Mark D. Hill, and David A. Wood,
U.S. Patent No. 5,940,860 issued August 17, 1999.
-
DBMSs on a modern processor: Where does time go?,
Anastassia Ailamaki, David J. DeWitt, Mark D. Hill, and David A. Wood,
International Conference on Very Large Databases (VLDB), September 1999.
Local copy: pdf
and ps
Talk: ppt
-
-
Hybrid NUMA COMA caching system and methods for selecting between caching modes,
David A. Wood and Erik E. Hagersten,
U.S. Patent No. 5,893,144, April 6, 1999.
-
Parallel Dispatch Queue: A Queue-Based Programming Abstraction To
Parallelize Fine-Grain Communication Protocols
Babak Falsafi and David A. Wood
(Proceedings of the 5th International Symposium on
High-Performance Computer Architecture (HPCA-5), 1999).
Method and apparatus for a coherence transformer for connecting computer system coherence domains,
Erik E. Hagersten, Mark D. Hill, and David A. Wood,
U.S. Patent No. 5,860,109, Jan 12, 1999.
-
Hardware Support for Flexible Distributed Shared Memory,
Steven K. Reinhardt, Robert Pfile, and David A. Wood,
(IEEE Transactions on Computers, Vol. 47, No. 10, October 1998,
pp. 1056-1072).
Method and apparatus for a coherence transformer with limited memory for connecting computer system coherence domains,
Erik E. Hagersten, Mark D. Hill, and David A. Wood,
U.S. Patent No. 5,829,034, October 27, 1998.
-
Sirocco: Cost-Effective Fine-Grain Distributed Shared Memory,
Ioannis Schoinas, Babak Falsafi,
Mark D. Hill, James R. Larus, David A. Wood
(International Conference on Parallel Architectures and Compilation
Techniques (PACT), Oct 1998).
-
Analytical Evaluation of Shared-Memory Parallel Systems
with ILP Processors,
Daniel Sorin, Sarita Adve, Vijay Pai, Mary Vernon, David Wood.
Proceedings of the 25th International Symposium
on Computer Architecture (ISCA), June 1998.
-
Reflections on "Tempest and Typhoon: User-level Shared Memory",
Steven K. Reinhardt, James R. Larus, and David A. Wood,
In 25 years of the International Symposia of Computer Architecture:
Selected Papers, ed. Gurindar Sohi, pp. 98-101, 1998.
-
Reactive NUMA: A Design for Unifying S-COMA with CC-NUMA,
Babak Falsafi and David A. Wood,
ACM/IEEE International Symposium on Computer Architecture (ISCA),
June 1997.
-
Relaxed Consistency and Coherence Granularity in DSM Systems:
A Performance Evaluation,
Yuanyuan Zhou, Liviu Iftode, Jaswinder Pal Singh, Kai Li, Brian R. Toonen,
Ioannis Schoinas, Mark D. Hill, David A. Wood,
ACM Symposium on Principles and Practices of Parallel Programming,
June 1997.
-
Wisconsin Wind Tunnel II: A Fast and Portable Parallel Architecture
Simulator
Shubhendu S. Mukherjee, Steven K. Reinhardt, Babak Falsafi, Mike Litzkow,
Steve Huss-Lederman, Mark D. Hill, James R. Larus, and David A. Wood,
1997 Workshop on Performance Analysis and its Impact on Design (PAID-97),
June 1997.
-
Modeling Cost/Performance of a Parallel Computer Simulator,
Babak Falsafi and David A. Wood,
ACM Transactions on Modeling
and Computer Simulation, January 1997.
-
Active Memory: A New Abstraction For Memory System Simulation
Alvin R. Lebeck and David A. Wood,
ACM Transactions on Modeling and Computer Simulation, January 1997.
-
Scheduling Communication on an SMP Node Parallel Machine,
Babak Falsafi and David A. Wood,
IEEE International Symposium on High Performance Computer
Architecture (HPCA), February 1997.
-
Decoupled Hardware Support for Distributed Shared Memory
Steven K. Reinhardt, Robert W. Pfile, and
David A. Wood,
ACM/IEEE International Symposium on Computer Architecture (ISCA),
May 1996
-
Coherent Network Interfaces for Fine-Grain Communication
Shubhendu S. Mukherjee and Babak Falsafi and Mark D. Hill and
David A. Wood,
ACM/IEEE International Symposium on Computer Architecture (ISCA),
May 1996
-
Synchronization Hardware for Networks of Workstations: Performance vs. Cost
Rahmat S. Hyder and David A. Wood,
ACM/IEEE International Conference on Supercomputing (ICS),
May 1996
-
Paging Tradeoffs in Distributed Shared-Memory Multiprocessors,
Douglas Burger, Rahmat Hyder, Barton Miller, and David A. Wood,
Journal of SuperComputing, vol. 10, pp. 87-104, 1996.
-
Dynamic Self-Invalidation: Reducing Coherence Overhead in Shared-Memory Multiprocessors
Alvin R. Lebeck and David A. Wood,
ACM/IEEE International Symposium on Computer Architecture (ISCA),
June 1995
-
Active Memory: A New Abstraction For Memory System Simulation
Alvin R. Lebeck and David A. Wood,
Proceedings of the 1995 ACM Sigmetrics Conference
on Measurement and Modeling of Data, May 1995.
-
Accuracy vs. Performance in Parallel Simulation of Interconnection Networks,
Douglas C. Burger and David A. Wood.
In the proceedings of the 9th International Parallel Processing Symposium, April, 1995.
-
Cost-Effective Parallel Computing,
David A. Wood and Mark D. Hill,
IEEE Computer, Vol 28. No. 2, February 1995, pp. 69-72.
-
Application-Specific Protocols for User-Level Shared Memory,
Babak Falsafi, Alvin Lebeck, Steven Reinhardt, Ioannis Schoinas,
Mark Hill, James Larus, Anne Rogers, and David Wood,
In Proceedings of Supercomputing '94.
-
Fine-grain Access Control for Distributed Shared Memory,
Ioannis Schoinas, Babak Falsafi, Alvin Lebeck, Steven Reinhardt,
James Larus, and David Wood,
Proceedings of ASPLOS VI.
-
Tempest and Typhoon: User-Level Shared Memory,
Steven Reinhardt, James Larus, and David Wood,
Proceedings of Int'l Symposium on Computer Architecture, 1994.
-
Cache Profiling and the SPEC Benchmarks: A Case Study,
Alvin R. Lebeck and David A. Wood,
pages 15-26,
IEEE COMPUTER,
October 1994
-
The Wisconsin Wind Tunnel Project: An Annotated Bibliography,
Mark D. Hill, James R. Larus, David A. Wood,
Computer Architecture News, v. 22, n. 5, December 1994.
On-line version revised frequently.
-
Cooperative Shared Memory: Software and Hardware for Scalable Multiprocessors,
Mark D. Hill, James R. Larus, Steven K. Reinhardt, David A. Wood,
ACM Transactions on Computer Systems (TOCS), November 1993.
-
Mechanisms for Cooperative Shared Memory,
David A. Wood, Satish Chandra, Babak Falsafi, Mark D. Hill, James R. Larus,
Alvin R. Lebeck, James Lewis,
Shubhendu Mukherjee, Sabbarao Palacharla, Steven K. Reinhardt,
20th International Symposium on Computer Architecture,
pp. 156-168, May 1993.
-
The Wisconsin Wind Tunnel: Virtual Prototyping of Parallel Computers,
Steven K. Reinhardt, Mark D. Hill, James R. Larus, Alvin R. Lebeck,
James Lewis, David A. Wood,
Proceedings of the 1993 ACM Sigmetrics Conference
on Measurement and Modeling of Data, pp. 48-60, May 1993.
-
Kernel Support for the Wisconsin Wind Tunnel,
Steven K. Reinhardt, Babak Falsafi, and David A. Wood,
Proceedings of the Second Usenix Symposium on Microkernels and Other Kernel Architectures,
pp. 73-89, September 1993,
-
Wisconsin Architectural Research Tool Set (WARTS),
Mark D. Hill, James R. Larus, Alvin R. Lebeck, Madhusudhan Talluri,
David A. Wood,
Computer Architecture News (CAN), August 1993.
|