gem5
 All Classes Namespaces Files Functions Variables Typedefs Enumerations Enumerator Friends Macros Groups Pages
pseudo_inst.hh
Go to the documentation of this file.
1 /*
2  * Copyright (c) 2014 Advanced Micro Devices, Inc.
3  * All rights reserved.
4  *
5  * Redistribution and use in source and binary forms, with or without
6  * modification, are permitted provided that the following conditions are
7  * met: redistributions of source code must retain the above copyright
8  * notice, this list of conditions and the following disclaimer;
9  * redistributions in binary form must reproduce the above copyright
10  * notice, this list of conditions and the following disclaimer in the
11  * documentation and/or other materials provided with the distribution;
12  * neither the name of the copyright holders nor the names of its
13  * contributors may be used to endorse or promote products derived from
14  * this software without specific prior written permission.
15  *
16  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
17  * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
18  * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
19  * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
20  * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
21  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
22  * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
23  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
24  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
25  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
26  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
27  *
28  * Authors: Alexandru Dutu
29  */
30 
31 #ifndef __ARCH_GENERIC_PSEUDO_INST_HH__
32 #define __ARCH_GENERIC_PSEUDO_INST_HH__
33 
34 class ThreadContext;
35 
36 namespace GenericISA {
37 
38 /*
39  * This function is executed when the simulation is executing the syscall
40  * handler in System Emulation mode.
41  */
42 void
44 
45 /*
46  * This function is executed when the simulation is executing the pagefault
47  * handler in System Emulation mode.
48  */
49 void
51 
52 } // namespace GenericISA
53 
54 #endif // __ARCH_GENERIC_PSEUDO_INST_HH__
55 
void m5PageFault(ThreadContext *tc)
Definition: pseudo_inst.cc:46
ThreadContext is the external interface to all thread state for anything outside of the CPU...
void m5Syscall(ThreadContext *tc)
Definition: pseudo_inst.cc:40

Generated on Fri Jun 9 2017 13:03:36 for gem5 by doxygen 1.8.6