gem5
 All Classes Namespaces Files Functions Variables Typedefs Enumerations Enumerator Friends Macros Groups Pages
gpu_exec_context.cc
Go to the documentation of this file.
1 /*
2  * Copyright (c) 2015 Advanced Micro Devices, Inc.
3  * All rights reserved.
4  *
5  * For use for simulation and test purposes only
6  *
7  * Redistribution and use in source and binary forms, with or without
8  * modification, are permitted provided that the following conditions are met:
9  *
10  * 1. Redistributions of source code must retain the above copyright notice,
11  * this list of conditions and the following disclaimer.
12  *
13  * 2. Redistributions in binary form must reproduce the above copyright notice,
14  * this list of conditions and the following disclaimer in the documentation
15  * and/or other materials provided with the distribution.
16  *
17  * 3. Neither the name of the copyright holder nor the names of its contributors
18  * may be used to endorse or promote products derived from this software
19  * without specific prior written permission.
20  *
21  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
22  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
23  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
24  * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
25  * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
26  * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
27  * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
28  * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
29  * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
30  * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
31  * POSSIBILITY OF SUCH DAMAGE.
32  *
33  * Author: Anthony Gutierrez
34  */
35 
37 #include "gpu-compute/wavefront.hh"
38 
40  : cu(_cu), wf(_wf), gpuISA(_wf ? &_wf->gpuISA() : nullptr)
41 {
42 }
43 
46 {
47  return cu;
48 }
49 
50 Wavefront*
52 {
53  return wf;
54 }
55 
58 {
59  assert(gpuISA);
60  return gpuISA->readMiscReg(opIdx);
61 }
62 
63 void
65 {
66  assert(gpuISA);
67  gpuISA->writeMiscReg(opIdx, operandVal);
68 }
TheGpuISA::MiscReg readMiscReg(int opIdx) const
uint64_t MiscReg
Definition: registers.hh:54
Wavefront * wavefront()
GPUExecContext(ComputeUnit *_cu, Wavefront *_wf)
TheGpuISA::GPUISA * gpuISA
ComputeUnit * cu
void writeMiscReg(int opIdx, TheGpuISA::MiscReg operandVal)
ComputeUnit * computeUnit()

Generated on Fri Jun 9 2017 13:03:47 for gem5 by doxygen 1.8.6