gem5
 All Classes Namespaces Files Functions Variables Typedefs Enumerations Enumerator Friends Macros Groups Pages
Variables
process.cc File Reference
#include "arch/x86/process.hh"
#include <string>
#include <vector>
#include "arch/x86/isa_traits.hh"
#include "arch/x86/regs/misc.hh"
#include "arch/x86/regs/segment.hh"
#include "arch/x86/system.hh"
#include "arch/x86/types.hh"
#include "base/loader/elf_object.hh"
#include "base/loader/object_file.hh"
#include "base/misc.hh"
#include "base/trace.hh"
#include "cpu/thread_context.hh"
#include "debug/Stack.hh"
#include "mem/multi_level_page_table.hh"
#include "mem/page_table.hh"
#include "sim/aux_vector.hh"
#include "sim/process_impl.hh"
#include "sim/syscall_desc.hh"
#include "sim/syscall_return.hh"
#include "sim/system.hh"

Go to the source code of this file.

Variables

static const int ArgumentReg []
 
static const int NumArgumentRegs M5_VAR_USED
 
static const int ArgumentReg32 []
 

Variable Documentation

const int ArgumentReg[]
static
Initial value:
= {
INTREG_RDI,
INTREG_RSI,
INTREG_RDX,
INTREG_R10W,
INTREG_R8W,
INTREG_R9W
}

Definition at line 72 of file process.cc.

Referenced by X86ISA::X86_64Process::getSyscallArg(), X86ISA::I386Process::getSyscallArg(), X86ISA::X86_64Process::setSyscallArg(), and X86ISA::I386Process::setSyscallArg().

const int ArgumentReg32[]
static
Initial value:
= {
INTREG_EBX,
INTREG_ECX,
INTREG_EDX,
INTREG_ESI,
INTREG_EDI,
INTREG_EBP
}

Definition at line 86 of file process.cc.

Referenced by X86ISA::I386Process::getSyscallArg().

const int NumArgumentRegs32 M5_VAR_USED
static
Initial value:
=
sizeof(ArgumentReg) / sizeof(const int)
static const int ArgumentReg[]
Definition: process.cc:72

Definition at line 83 of file process.cc.

Referenced by System::addFuncEvent(), ArmISA::ISA::assert32(), ArmISA::ISA::assert64(), ArmISA::TLB::checkPermissions64(), VncServer::checkProtocolVersion(), cloneFunc(), SyscallDesc::doSyscall(), BPredUnit::drainSanityCheck(), DRAMSim2Wrapper::enqueue(), HsailISA::LdaInst< DestDataType, AddrOperandType >::execute(), HsailISA::CbrInstBase< TargetType >::execute(), Minor::LSQ::SplitDataRequest::finish(), RubySystem::functionalWrite(), RubyPort::PioSlavePort::getAddrRanges(), MipsISA::Interrupts::getInterrupt(), Cache::handleSnoop(), GarnetNetwork::init(), GPUCoalescer::insertRequest(), ArmISA::ArmFault::invoke(), ArmISA::AbortFault< T >::invoke(), Minor::LSQ::SplitDataRequest::makeFragmentRequests(), Minor::Fetch1::minorTraceResponseLine(), Linux::openSpecialFile(), RoutingUnit::outportComputeXY(), TraceCPU::ElasticDataGen::printReadyList(), SkipFuncEvent::process(), ComputeUnit::DataPort::MemReqEvent::process(), BrigObject::processDirectives(), PciVirtIO::read(), Sinic::Device::read(), Wavefront::ready(), CacheMemory::recordCacheContents(), StubSlavePort::recvAtomic(), RubyPort::MemSlavePort::recvFunctional(), ComputeUnit::DataPort::recvReqRetry(), ComputeUnit::SQCPort::recvReqRetry(), ComputeUnit::DTLBPort::recvReqRetry(), ComputeUnit::ITLBPort::recvReqRetry(), Cache::CpuSidePort::recvTimingReq(), RubyPort::PioSlavePort::recvTimingReq(), Cache::recvTimingReq(), ComputeUnit::DTLBPort::recvTimingResp(), ComputeUnit::ITLBPort::recvTimingResp(), CoherentXBar::recvTimingSnoopResp(), TraceCPU::ElasticDataGen::GraphNode::removeDepOnInst(), Cache::sendMSHRQueuePacket(), ComputeUnit::LDSPort::sendTimingReq(), ComputeUnit::startWavefront(), TimingSimpleCPU::switchOut(), System::System(), MemTest::tick(), ElfObject::tryFile(), ArmISA::VldSingleOp::VldSingleOp(), ArmISA::VstSingleOp::VstSingleOp(), PciVirtIO::write(), CopyEngine::write(), Pl390::writeDistributor(), and TCPIface::~TCPIface().


Generated on Fri Jun 9 2017 13:03:52 for gem5 by doxygen 1.8.6