gem5
 All Classes Namespaces Files Functions Variables Typedefs Enumerations Enumerator Friends Macros Groups Pages
malta_io.cc
Go to the documentation of this file.
1 /*
2  * Copyright (c) 2004-2005 The Regents of The University of Michigan
3  * All rights reserved.
4  *
5  * Redistribution and use in source and binary forms, with or without
6  * modification, are permitted provided that the following conditions are
7  * met: redistributions of source code must retain the above copyright
8  * notice, this list of conditions and the following disclaimer;
9  * redistributions in binary form must reproduce the above copyright
10  * notice, this list of conditions and the following disclaimer in the
11  * documentation and/or other materials provided with the distribution;
12  * neither the name of the copyright holders nor the names of its
13  * contributors may be used to endorse or promote products derived from
14  * this software without specific prior written permission.
15  *
16  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
17  * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
18  * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
19  * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
20  * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
21  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
22  * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
23  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
24  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
25  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
26  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
27  *
28  * Authors: Ali Saidi
29  * Andrew Schultz
30  * Miguel Serrano
31  */
32 
37 #include "dev/mips/malta_io.hh"
38 
39 #include <sys/time.h>
40 
41 #include <deque>
42 #include <string>
43 #include <vector>
44 
45 #include "base/time.hh"
46 #include "base/trace.hh"
47 #include "config/the_isa.hh"
48 #include "debug/Malta.hh"
49 #include "dev/mips/malta.hh"
50 #include "dev/mips/malta_cchip.hh"
51 #include "dev/mips/maltareg.h"
52 #include "dev/rtcreg.h"
53 #include "mem/packet.hh"
54 #include "mem/packet_access.hh"
55 #include "mem/port.hh"
56 #include "params/MaltaIO.hh"
57 #include "sim/system.hh"
58 
59 using namespace std;
60 using namespace TheISA;
61 
62 MaltaIO::RTC::RTC(const string &name, const MaltaIOParams *p)
63  : MC146818(p->malta, name, p->time, p->year_is_bcd, p->frequency),
64  malta(p->malta)
65 {
66 }
67 
69  : BasicPioDevice(p, 0x100), malta(p->malta),
70  pitimer(this, p->name + "pitimer"), rtc(p->name + ".rtc", p)
71 {
72  // set the back pointer from malta to myself
73  malta->io = this;
74 
75  timerData = 0;
76  picr = 0;
77  picInterrupting = false;
78 }
79 
80 Tick
82 {
83  return SimClock::Frequency / params()->frequency;
84 }
85 
86 Tick
88 {
89  panic("MaltaIO::read(...) not implemented inside malta_io.cc");
90  return pioDelay;
91 }
92 
93 Tick
95 {
96  panic("MaltaIO::write(...) not implemented inside malta_io.cc");
97  return pioDelay;
98 }
99 
100 void
102 {
103  malta->cchip->postIntr(interrupt);
104  DPRINTF(Malta, "posting pic interrupt to cchip\n");
105 }
106 
107 void
109 {
110  malta->cchip->clearIntr(interrupt);
111  DPRINTF(Malta, "clear pic interrupt to cchip\n");
112 }
113 
114 void
116 {
124 
125  // Serialize the timers
126  pitimer.serialize("pitimer", cp);
127  rtc.serialize("rtc", cp);
128 }
129 
130 void
132 {
140 
141  // Unserialize the timers
142  pitimer.unserialize("pitimer", cp);
143  rtc.unserialize("rtc", cp);
144 }
145 
146 void
148 {
149  rtc.startup();
150  pitimer.startup();
151 }
152 
153 MaltaIO *
154 MaltaIOParams::create()
155 {
156  return new MaltaIO(this);
157 }
#define DPRINTF(x,...)
Definition: trace.hh:212
void serialize(CheckpointOut &cp) const override
Serialize an object.
Definition: malta_io.cc:115
MaltaIO(const Params *p)
Initialize all the data for devices supported by Malta I/O.
Definition: malta_io.cc:68
Emulation of the Malta CChip CSRs.
const std::string & name()
Definition: trace.cc:49
void clearIntr(uint32_t interrupt)
clear an interrupt previously posted to the CPU.
Definition: malta_cchip.cc:490
#define panic(...)
Definition: misc.hh:153
Real-Time Clock (MC146818)
Definition: mc146818.hh:41
PioDeviceParams Params
Definition: io_device.hh:116
void serialize(const std::string &base, CheckpointOut &cp) const
Serialize this object to the given output stream.
Port Object Declaration.
Tick Frequency
The simulated frequency of curTick(). (In ticks per second)
Definition: core.cc:47
void serialize(const std::string &base, CheckpointOut &cp) const
Serialize this object to the given output stream.
Definition: mc146818.cc:269
Tick frequency() const
Return the freqency of the RTC.
Definition: malta_io.cc:81
void startup()
Start ticking.
RTC(const std::string &name, const MaltaIOParams *p)
Definition: malta_io.cc:62
Tick read(PacketPtr pkt) override
Pure virtual function that the device must implement.
Definition: malta_io.cc:87
Tick write(PacketPtr pkt) override
Pure virtual function that the device must implement.
Definition: malta_io.cc:94
#define UNSERIALIZE_SCALAR(scalar)
Definition: serialize.hh:145
uint8_t mask1
Mask of the PIC1.
Definition: malta_io.hh:71
void postIntr(uint8_t interrupt)
Post an Interrupt to the CPU.
Definition: malta_io.cc:101
uint16_t timerData
The interval is set via two writes to the PIT.
Definition: malta_io.hh:100
uint64_t Tick
Tick count type.
Definition: types.hh:63
void clearIntr(uint8_t interrupt)
Clear an Interrupt to the CPU.
Definition: malta_io.cc:108
void startup() override
Start running.
Definition: malta_io.cc:147
A Packet is used to encapsulate a transfer between two objects in the memory system (e...
Definition: packet.hh:245
MaltaIO * io
Pointer to the MaltaIO device which has the RTC.
Definition: malta.hh:66
Intel8254Timer pitimer
Intel 8253 Periodic Interval Timer.
Definition: malta_io.hh:92
RTC rtc
Definition: malta_io.hh:94
Top level class for Malta Chipset emulation.
Definition: malta.hh:56
#define SERIALIZE_SCALAR(scalar)
Definition: serialize.hh:143
List of Tsunami CSRs.
cbk_int func interrupt
Definition: gpu_nomali.cc:94
virtual const std::string name() const
Definition: sim_object.hh:117
Malta * malta
A pointer to the Malta device which be belong to.
Definition: malta_io.hh:89
Declaration of the Packet class.
std::ostream CheckpointOut
Definition: serialize.hh:67
virtual void startup()
Start ticking.
Definition: mc146818.cc:127
void unserialize(const std::string &base, CheckpointIn &cp)
Reconstruct the state of this object from a checkpoint.
Definition: mc146818.cc:289
uint8_t mode1
Mode of PIC1.
Definition: malta_io.hh:77
uint8_t mode2
Mode of PIC2.
Definition: malta_io.hh:80
Tick pioDelay
Delay that the device experinces on an access.
Definition: io_device.hh:145
void postIntr(uint32_t interrupt)
post an interrupt to the CPU.
Definition: malta_cchip.cc:475
void unserialize(CheckpointIn &cp) override
Unserialize an object.
Definition: malta_io.cc:131
MaltaCChip * cchip
Pointer to the Malta CChip.
Definition: malta.hh:72
Malta I/O device is a catch all for all the south bridge stuff we care to implement.
Definition: malta_io.hh:52
uint8_t mask2
Mask of the PIC2.
Definition: malta_io.hh:74
Bitfield< 0 > p
bool picInterrupting
Is the pic interrupting right now or not.
Definition: malta_io.hh:86
const Params * params() const
Definition: malta_io.hh:112
Malta I/O Space mapping including RTC/timer interrupts.
Declaration of top level class for the Malta chipset.
void unserialize(const std::string &base, CheckpointIn &cp)
Reconstruct the state of this object from a checkpoint.
uint8_t picr
Raw PIC interrupt register before masking.
Definition: malta_io.hh:83

Generated on Fri Jun 9 2017 13:03:46 for gem5 by doxygen 1.8.6