gem5
 All Classes Namespaces Files Functions Variables Typedefs Enumerations Enumerator Friends Macros Groups Pages
vector_register_state.cc
Go to the documentation of this file.
1 /*
2  * Copyright (c) 2015 Advanced Micro Devices, Inc.
3  * All rights reserved.
4  *
5  * For use for simulation and test purposes only
6  *
7  * Redistribution and use in source and binary forms, with or without
8  * modification, are permitted provided that the following conditions are met:
9  *
10  * 1. Redistributions of source code must retain the above copyright notice,
11  * this list of conditions and the following disclaimer.
12  *
13  * 2. Redistributions in binary form must reproduce the above copyright notice,
14  * this list of conditions and the following disclaimer in the documentation
15  * and/or other materials provided with the distribution.
16  *
17  * 3. Neither the name of the copyright holder nor the names of its contributors
18  * may be used to endorse or promote products derived from this software
19  * without specific prior written permission.
20  *
21  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
22  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
23  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
24  * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
25  * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
26  * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
27  * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
28  * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
29  * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
30  * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
31  * POSSIBILITY OF SUCH DAMAGE.
32  *
33  * Author: John Kalamatianos
34  */
35 
37 
38 #include <limits>
39 
41 
42 VecRegisterState::VecRegisterState() : computeUnit(nullptr)
43 {
44  s_reg.clear();
45  d_reg.clear();
46 }
47 
48 void
50 {
51  computeUnit = _computeUnit;
52  _name = computeUnit->name() + ".VecRegState";
53 }
54 
55 void
56 VecRegisterState::init(uint32_t _size, uint32_t wf_size)
57 {
58  s_reg.resize(_size);
59  fatal_if(wf_size > std::numeric_limits<unsigned long long>::digits ||
60  wf_size <= 0,
61  "WF size is larger than the host can support or is zero");
62  fatal_if((wf_size & (wf_size - 1)) != 0,
63  "Wavefront size should be a power of 2");
64  for (int i = 0; i < s_reg.size(); ++i) {
65  s_reg[i].resize(wf_size, 0);
66  }
67  d_reg.resize(_size);
68  for (int i = 0; i < d_reg.size(); ++i) {
69  d_reg[i].resize(wf_size, 0);
70  }
71 }
void init(uint32_t _size, uint32_t wf_size)
Bitfield< 7 > i
Definition: miscregs.hh:1378
void setParent(ComputeUnit *_computeUnit)
virtual const std::string name() const
Definition: sim_object.hh:117
std::vector< std::vector< uint32_t > > s_reg
std::vector< std::vector< uint64_t > > d_reg
fatal_if(p->js_features.size() > 16,"Too many job slot feature registers specified (%i)\n", p->js_features.size())

Generated on Fri Jun 9 2017 13:03:48 for gem5 by doxygen 1.8.6