gem5
 All Classes Namespaces Files Functions Variables Typedefs Enumerations Enumerator Friends Macros Groups Pages
fetch_stage.cc
Go to the documentation of this file.
1 /*
2  * Copyright (c) 2014-2015 Advanced Micro Devices, Inc.
3  * All rights reserved.
4  *
5  * For use for simulation and test purposes only
6  *
7  * Redistribution and use in source and binary forms, with or without
8  * modification, are permitted provided that the following conditions are met:
9  *
10  * 1. Redistributions of source code must retain the above copyright notice,
11  * this list of conditions and the following disclaimer.
12  *
13  * 2. Redistributions in binary form must reproduce the above copyright notice,
14  * this list of conditions and the following disclaimer in the documentation
15  * and/or other materials provided with the distribution.
16  *
17  * 3. Neither the name of the copyright holder nor the names of its contributors
18  * may be used to endorse or promote products derived from this software
19  * without specific prior written permission.
20  *
21  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
22  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
23  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
24  * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
25  * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
26  * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
27  * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
28  * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
29  * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
30  * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
31  * POSSIBILITY OF SUCH DAMAGE.
32  *
33  * Author: Anthony Gutierrez, Sooraj Puthoor
34  */
35 
37 
39 #include "gpu-compute/wavefront.hh"
40 
41 FetchStage::FetchStage(const ComputeUnitParams* p) : numSIMDs(p->num_SIMDs),
42  computeUnit(nullptr)
43 {
44  for (int j = 0; j < numSIMDs; ++j) {
45  FetchUnit newFetchUnit(p);
46  fetchUnit.push_back(newFetchUnit);
47  }
48 }
49 
51 {
52  fetchUnit.clear();
53 }
54 
55 void
57 {
58  computeUnit = cu;
59  _name = computeUnit->name() + ".FetchStage";
60 
61  for (int j = 0; j < numSIMDs; ++j) {
62  fetchUnit[j].bindWaveList(&computeUnit->wfList[j]);
63  fetchUnit[j].init(computeUnit);
64  }
65 }
66 
67 void
69 {
70  for (int j = 0; j < numSIMDs; ++j) {
71  fetchUnit[j].exec();
72  }
73 }
74 
75 void
77 {
78  ComputeUnit::SQCPort::SenderState *sender_state =
80 
81  Wavefront *wavefront = sender_state->wavefront;
82 
83  const unsigned num_instructions = pkt->req->getSize() /
84  sizeof(TheGpuISA::RawMachInst);
85 
86  instFetchInstReturned.sample(num_instructions);
87  uint32_t simdId = wavefront->simdId;
88  fetchUnit[simdId].processFetchReturn(pkt);
89 }
90 
91 void
93 {
94  fetchUnit[wavefront->simdId].fetch(pkt, wavefront);
95 }
96 
97 void
99 {
101  .init(1, 32, 1)
102  .name(name() + ".inst_fetch_instr_returned")
103  .desc("For each instruction fetch request recieved record how many "
104  "instructions you got from it")
105  ;
106 }
void fetch(PacketPtr pkt, Wavefront *wave)
Definition: fetch_stage.cc:92
FetchStage(const ComputeUnitParams *params)
Definition: fetch_stage.cc:41
int simdId
Definition: wavefront.hh:165
std::string name()
Definition: fetch_stage.hh:64
std::vector< std::vector< Wavefront * > > wfList
void exec()
Definition: fetch_stage.cc:68
Stats::Distribution instFetchInstReturned
Definition: fetch_stage.hh:66
void regStats()
Definition: fetch_stage.cc:98
void processFetchReturn(PacketPtr pkt)
Definition: fetch_stage.cc:76
const RequestPtr req
A pointer to the original request.
Definition: packet.hh:304
Distribution & init(Counter min, Counter max, Counter bkt)
Set the parameters of this distribution.
Definition: statistics.hh:2534
T safe_cast(U ptr)
Definition: cast.hh:61
A Packet is used to encapsulate a transfer between two objects in the memory system (e...
Definition: packet.hh:245
Bitfield< 24 > j
Definition: miscregs.hh:1369
Derived & name(const std::string &name)
Set the name and marks this stat to print at the end of simulation.
Definition: statistics.hh:254
virtual const std::string name() const
Definition: sim_object.hh:117
ComputeUnit * computeUnit
Definition: fetch_stage.hh:70
std::string _name
Definition: fetch_stage.hh:75
SenderState * senderState
This packet's sender state.
Definition: packet.hh:454
uint32_t numSIMDs
Definition: fetch_stage.hh:69
void init(ComputeUnit *cu)
Definition: fetch_stage.cc:56
std::vector< FetchUnit > fetchUnit
Definition: fetch_stage.hh:74
Derived & desc(const std::string &_desc)
Set the description and marks this stat to print at the end of simulation.
Definition: statistics.hh:287
unsigned getSize() const
Definition: request.hh:552
Bitfield< 0 > p
void sample(const U &v, int n=1)
Add a value to the distribtion n times.
Definition: statistics.hh:1869
uint32_t RawMachInst
Definition: gpu_types.hh:54

Generated on Fri Jun 9 2017 13:03:47 for gem5 by doxygen 1.8.6