gem5
Main Page
Related Pages
Modules
Namespaces
Classes
Files
File List
File Members
All
Classes
Namespaces
Files
Functions
Variables
Typedefs
Enumerations
Enumerator
Friends
Macros
Groups
Pages
gpu-compute
cl_event.hh
Go to the documentation of this file.
1
/*
2
* Copyright (c) 2011-2015 Advanced Micro Devices, Inc.
3
* All rights reserved.
4
*
5
* For use for simulation and test purposes only
6
*
7
* Redistribution and use in source and binary forms, with or without
8
* modification, are permitted provided that the following conditions are met:
9
*
10
* 1. Redistributions of source code must retain the above copyright notice,
11
* this list of conditions and the following disclaimer.
12
*
13
* 2. Redistributions in binary form must reproduce the above copyright notice,
14
* this list of conditions and the following disclaimer in the documentation
15
* and/or other materials provided with the distribution.
16
*
17
* 3. Neither the name of the copyright holder nor the names of its contributors
18
* may be used to endorse or promote products derived from this software
19
* without specific prior written permission.
20
*
21
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
22
* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
23
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
24
* ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
25
* LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
26
* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
27
* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
28
* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
29
* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
30
* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
31
* POSSIBILITY OF SUCH DAMAGE.
32
*
33
* Authors: Marc Orr
34
*/
35
36
#ifndef __GPU_CL_EVENT_HH__
37
#define __GPU_CL_EVENT_HH__
38
39
struct
HsaQueueEntry
;
40
41
class
_cl_event
{
42
public
:
43
_cl_event
() :
done
(false),
hsaTaskPtr
(nullptr),
start
(0),
end
(0) { }
44
45
volatile
bool
done
;
46
HsaQueueEntry
*
hsaTaskPtr
;
47
uint64_t
start
;
48
uint64_t
end
;
49
};
50
51
#endif // __GPU_CL_EVENT_HH__
_cl_event::end
uint64_t end
Definition:
cl_event.hh:48
_cl_event::_cl_event
_cl_event()
Definition:
cl_event.hh:43
HsaQueueEntry
Definition:
qstruct.hh:52
_cl_event::hsaTaskPtr
HsaQueueEntry * hsaTaskPtr
Definition:
cl_event.hh:46
_cl_event::start
uint64_t start
Definition:
cl_event.hh:47
_cl_event::done
volatile bool done
Definition:
cl_event.hh:45
_cl_event
Definition:
cl_event.hh:41
Generated on Fri Jun 9 2017 13:03:47 for gem5 by
doxygen
1.8.6