|
gem5
|
| This document contains a description of the structure and function of the Minor gem5 in-order processor model | |
| The document describes memory subsystem in gem5 with focus on program flow during CPU’s simple memory transactions (read or write) | |