gem5
Main Page
Related Pages
Modules
Namespaces
Classes
Files
File List
File Members
All
Classes
Namespaces
Files
Functions
Variables
Typedefs
Enumerations
Enumerator
Friends
Macros
Groups
Pages
arch
hsail
gpu_types.hh
Go to the documentation of this file.
1
/*
2
* Copyright (c) 2015 Advanced Micro Devices, Inc.
3
* All rights reserved.
4
*
5
* For use for simulation and test purposes only
6
*
7
* Redistribution and use in source and binary forms, with or without
8
* modification, are permitted provided that the following conditions are met:
9
*
10
* 1. Redistributions of source code must retain the above copyright notice,
11
* this list of conditions and the following disclaimer.
12
*
13
* 2. Redistributions in binary form must reproduce the above copyright notice,
14
* this list of conditions and the following disclaimer in the documentation
15
* and/or other materials provided with the distribution.
16
*
17
* 3. Neither the name of the copyright holder nor the names of its contributors
18
* may be used to endorse or promote products derived from this software
19
* without specific prior written permission.
20
*
21
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
22
* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
23
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
24
* ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
25
* LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
26
* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
27
* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
28
* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
29
* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
30
* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
31
* POSSIBILITY OF SUCH DAMAGE.
32
*
33
* Author: Anthony Gutierrez
34
*/
35
36
#ifndef __ARCH_HSAIL_GPU_TYPES_HH__
37
#define __ARCH_HSAIL_GPU_TYPES_HH__
38
39
#include <cstdint>
40
41
namespace
Brig
42
{
43
class
BrigInstBase;
44
}
45
46
class
BrigObject
;
47
48
namespace
HsailISA
49
{
50
// A raw machine instruction represents the raw bits that
51
// our model uses to represent an actual instruction. In
52
// the case of HSAIL this is just an index into a list of
53
// instruction objects.
54
typedef
uint32_t
RawMachInst
;
55
56
// The MachInst is a representation of an instruction
57
// that has more information than just the machine code.
58
// For HSAIL the actual machine code is a BrigInstBase
59
// and the BrigObject contains more pertinent
60
// information related to operaands, etc.
61
62
struct
MachInst
63
{
64
const
Brig::BrigInstBase
*
brigInstBase
;
65
const
BrigObject
*
brigObj
;
66
};
67
}
68
69
#endif // __ARCH_HSAIL_GPU_TYPES_HH__
BrigObject
Definition:
brig_object.hh:60
HsailISA::MachInst::brigObj
const BrigObject * brigObj
Definition:
gpu_types.hh:65
Brig::BrigInstBase
Definition:
Brig.h:1319
HsailISA::MachInst
Definition:
gpu_types.hh:62
HsailISA::MachInst::brigInstBase
const Brig::BrigInstBase * brigInstBase
Definition:
gpu_types.hh:64
HsailISA::RawMachInst
uint32_t RawMachInst
Definition:
gpu_types.hh:54
Generated on Fri Jun 9 2017 13:03:39 for gem5 by
doxygen
1.8.6