gem5
Main Page
Related Pages
Modules
Namespaces
Classes
Files
File List
File Members
All
Classes
Namespaces
Files
Functions
Variables
Typedefs
Enumerations
Enumerator
Friends
Macros
Groups
Pages
arch
power
pagetable.cc
Go to the documentation of this file.
1
/*
2
* Copyright (c) 2002-2005 The Regents of The University of Michigan
3
* Copyright (c) 2007 MIPS Technologies, Inc.
4
* Copyright (c) 2007-2008 The Florida State University
5
* Copyright (c) 2009 The University of Edinburgh
6
* All rights reserved.
7
*
8
* Redistribution and use in source and binary forms, with or without
9
* modification, are permitted provided that the following conditions are
10
* met: redistributions of source code must retain the above copyright
11
* notice, this list of conditions and the following disclaimer;
12
* redistributions in binary form must reproduce the above copyright
13
* notice, this list of conditions and the following disclaimer in the
14
* documentation and/or other materials provided with the distribution;
15
* neither the name of the copyright holders nor the names of its
16
* contributors may be used to endorse or promote products derived from
17
* this software without specific prior written permission.
18
*
19
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
20
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
21
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
22
* A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
23
* OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
24
* SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
25
* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
26
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
27
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
28
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
29
* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
30
*
31
* Authors: Nathan Binkert
32
* Steve Reinhardt
33
* Jaidev Patwardhan
34
* Stephen Hines
35
* Timothy M. Jones
36
*/
37
38
#include "
arch/power/pagetable.hh
"
39
40
#include "
sim/serialize.hh
"
41
42
namespace
PowerISA
43
{
44
45
void
46
PTE::serialize
(
CheckpointOut
&cp)
const
47
{
48
SERIALIZE_SCALAR
(
Mask
);
49
SERIALIZE_SCALAR
(
VPN
);
50
SERIALIZE_SCALAR
(
asid
);
51
SERIALIZE_SCALAR
(
G
);
52
SERIALIZE_SCALAR
(
PFN0
);
53
SERIALIZE_SCALAR
(
D0
);
54
SERIALIZE_SCALAR
(
V0
);
55
SERIALIZE_SCALAR
(
C0
);
56
SERIALIZE_SCALAR
(
PFN1
);
57
SERIALIZE_SCALAR
(
D1
);
58
SERIALIZE_SCALAR
(
V1
);
59
SERIALIZE_SCALAR
(
C1
);
60
SERIALIZE_SCALAR
(
AddrShiftAmount
);
61
SERIALIZE_SCALAR
(
OffsetMask
);
62
}
63
64
void
65
PTE::unserialize
(
CheckpointIn
&cp)
66
{
67
UNSERIALIZE_SCALAR
(
Mask
);
68
UNSERIALIZE_SCALAR
(
VPN
);
69
UNSERIALIZE_SCALAR
(
asid
);
70
UNSERIALIZE_SCALAR
(
G
);
71
UNSERIALIZE_SCALAR
(
PFN0
);
72
UNSERIALIZE_SCALAR
(
D0
);
73
UNSERIALIZE_SCALAR
(
V0
);
74
UNSERIALIZE_SCALAR
(
C0
);
75
UNSERIALIZE_SCALAR
(
PFN1
);
76
UNSERIALIZE_SCALAR
(
D1
);
77
UNSERIALIZE_SCALAR
(
V1
);
78
UNSERIALIZE_SCALAR
(
C1
);
79
UNSERIALIZE_SCALAR
(
AddrShiftAmount
);
80
UNSERIALIZE_SCALAR
(
OffsetMask
);
81
}
82
83
}
// namespace PowerISA
PowerISA::PTE::C0
uint8_t C0
Definition:
pagetable.hh:129
PowerISA::PTE::V0
bool V0
Definition:
pagetable.hh:128
PowerISA::PTE::serialize
void serialize(CheckpointOut &cp) const
Definition:
pagetable.cc:46
PowerISA::PTE::D1
bool D1
Definition:
pagetable.hh:133
UNSERIALIZE_SCALAR
#define UNSERIALIZE_SCALAR(scalar)
Definition:
serialize.hh:145
PowerISA::PTE::asid
uint8_t asid
Definition:
pagetable.hh:120
pagetable.hh
PowerISA::PTE::PFN1
Addr PFN1
Definition:
pagetable.hh:132
PowerISA::PTE::VPN
Addr VPN
Definition:
pagetable.hh:117
CheckpointIn
Definition:
serialize.hh:340
SERIALIZE_SCALAR
#define SERIALIZE_SCALAR(scalar)
Definition:
serialize.hh:143
serialize.hh
PowerISA::PTE::C1
uint8_t C1
Definition:
pagetable.hh:135
CheckpointOut
std::ostream CheckpointOut
Definition:
serialize.hh:67
PowerISA::PTE::PFN0
Addr PFN0
Definition:
pagetable.hh:126
PowerISA::PTE::AddrShiftAmount
int AddrShiftAmount
Definition:
pagetable.hh:140
PowerISA::PTE::OffsetMask
int OffsetMask
Definition:
pagetable.hh:141
PowerISA::PTE::D0
bool D0
Definition:
pagetable.hh:127
PowerISA::PTE::G
bool G
Definition:
pagetable.hh:123
PowerISA::PTE::unserialize
void unserialize(CheckpointIn &cp)
Definition:
pagetable.cc:65
PowerISA::PTE::Mask
Addr Mask
Definition:
pagetable.hh:113
PowerISA::PTE::V1
bool V1
Definition:
pagetable.hh:134
Generated on Fri Jun 9 2017 13:03:36 for gem5 by
doxygen
1.8.6