gem5
 All Classes Namespaces Files Functions Variables Typedefs Enumerations Enumerator Friends Macros Groups Pages
base.cc
Go to the documentation of this file.
1 /*
2  * Copyright (c) 2013-2014 ARM Limited
3  * All rights reserved.
4  *
5  * The license below extends only to copyright in the software and shall
6  * not be construed as granting a license to any other intellectual
7  * property including but not limited to intellectual property relating
8  * to a hardware implementation of the functionality of the software
9  * licensed hereunder. You may use the software subject to the license
10  * terms below provided that you ensure that this notice is replicated
11  * unmodified and in its entirety in all distributions of the software,
12  * modified or unmodified, in source code or in binary form.
13  *
14  * Copyright (c) 2005 The Regents of The University of Michigan
15  * All rights reserved.
16  *
17  * Redistribution and use in source and binary forms, with or without
18  * modification, are permitted provided that the following conditions are
19  * met: redistributions of source code must retain the above copyright
20  * notice, this list of conditions and the following disclaimer;
21  * redistributions in binary form must reproduce the above copyright
22  * notice, this list of conditions and the following disclaimer in the
23  * documentation and/or other materials provided with the distribution;
24  * neither the name of the copyright holders nor the names of its
25  * contributors may be used to endorse or promote products derived from
26  * this software without specific prior written permission.
27  *
28  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
29  * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
30  * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
31  * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
32  * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
33  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
34  * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
35  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
36  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
37  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
38  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
39  *
40  * Authors: Ron Dreslinski
41  * Mitch Hayenga
42  */
43 
50 
51 #include <list>
52 
53 #include "base/intmath.hh"
54 #include "mem/cache/base.hh"
55 #include "sim/system.hh"
56 
57 BasePrefetcher::BasePrefetcher(const BasePrefetcherParams *p)
58  : ClockedObject(p), cache(nullptr), blkSize(0), lBlkSize(0),
59  system(p->sys), onMiss(p->on_miss), onRead(p->on_read),
60  onWrite(p->on_write), onData(p->on_data), onInst(p->on_inst),
61  masterId(system->getMasterId(name())),
62  pageBytes(system->getPageBytes())
63 {
64 }
65 
66 void
68 {
69  assert(!cache);
70  cache = _cache;
73 }
74 
75 void
77 {
79 
80  pfIssued
81  .name(name() + ".num_hwpf_issued")
82  .desc("number of hwpf issued")
83  ;
84 
85 }
86 
87 bool
89 {
90  Addr addr = pkt->getAddr();
91  bool fetch = pkt->req->isInstFetch();
92  bool read = pkt->isRead();
93  bool inv = pkt->isInvalidate();
94  bool is_secure = pkt->isSecure();
95 
96  if (pkt->req->isUncacheable()) return false;
97  if (fetch && !onInst) return false;
98  if (!fetch && !onData) return false;
99  if (!fetch && read && !onRead) return false;
100  if (!fetch && !read && !onWrite) return false;
101  if (!fetch && !read && inv) return false;
102  if (pkt->cmd == MemCmd::CleanEvict) return false;
103 
104  if (onMiss) {
105  return !inCache(addr, is_secure) &&
106  !inMissQueue(addr, is_secure);
107  }
108 
109  return true;
110 }
111 
112 bool
113 BasePrefetcher::inCache(Addr addr, bool is_secure) const
114 {
115  if (cache->inCache(addr, is_secure)) {
116  return true;
117  }
118  return false;
119 }
120 
121 bool
122 BasePrefetcher::inMissQueue(Addr addr, bool is_secure) const
123 {
124  if (cache->inMissQueue(addr, is_secure)) {
125  return true;
126  }
127  return false;
128 }
129 
130 bool
132 {
133  return roundDown(a, pageBytes) == roundDown(b, pageBytes);
134 }
135 
136 Addr
138 {
139  return a & ~(blkSize-1);
140 }
141 
142 Addr
144 {
145  return a >> lBlkSize;
146 }
147 
148 Addr
150 {
151  return roundDown(a, pageBytes);
152 }
153 
154 Addr
156 {
157  return a & (pageBytes - 1);
158 }
159 
160 Addr
161 BasePrefetcher::pageIthBlockAddress(Addr page, uint32_t blockIndex) const
162 {
163  return page + (blockIndex << lBlkSize);
164 }
bool onData
Consult prefetcher on data accesses?
Definition: base.hh:87
bool isSecure() const
Definition: packet.hh:661
BasePrefetcher(const BasePrefetcherParams *p)
Definition: base.cc:57
Declares a basic cache interface BaseCache.
bool isUncacheable() const
Accessor functions for flags.
Definition: request.hh:767
bool onMiss
Only consult prefetcher on cache misses?
Definition: base.hh:78
const std::string & name()
Definition: trace.cc:49
Bitfield< 8 > a
Definition: miscregs.hh:1377
ip6_addr_t addr
Definition: inet.hh:335
BaseCache * cache
Pointr to the parent cache.
Definition: base.hh:66
virtual void regStats()
Register statistics for this object.
Definition: base.cc:76
Bitfield< 23 > inv
Definition: misc.hh:809
unsigned lBlkSize
log_2(block size of the parent cache).
Definition: base.hh:72
virtual bool inMissQueue(Addr addr, bool is_secure) const =0
Bitfield< 7 > b
Definition: miscregs.hh:1564
system
Definition: isa.cc:226
bool onRead
Consult prefetcher on reads?
Definition: base.hh:81
bool observeAccess(const PacketPtr &pkt) const
Determine if this access should be observed.
Definition: base.cc:88
const Addr pageBytes
Definition: base.hh:95
The ClockedObject class extends the SimObject with a clock and accessor functions to relate ticks to ...
Addr blockAddress(Addr a) const
Determine the address of the block in which a lays.
Definition: base.cc:137
const RequestPtr req
A pointer to the original request.
Definition: packet.hh:304
bool onWrite
Consult prefetcher on reads?
Definition: base.hh:84
A basic cache interface.
Definition: base.hh:79
T roundDown(const T &val, const U &align)
Definition: intmath.hh:213
virtual bool inCache(Addr addr, bool is_secure) const =0
bool isInstFetch() const
Definition: request.hh:769
bool isRead() const
Definition: packet.hh:502
uint64_t Addr
Address type This will probably be moved somewhere else in the near future.
Definition: types.hh:142
A Packet is used to encapsulate a transfer between two objects in the memory system (e...
Definition: packet.hh:245
bool inMissQueue(Addr addr, bool is_secure) const
Determine if address is in cache miss queue.
Definition: base.cc:122
Derived & name(const std::string &name)
Set the name and marks this stat to print at the end of simulation.
Definition: statistics.hh:254
int floorLog2(unsigned x)
Definition: intmath.hh:100
bool inCache(Addr addr, bool is_secure) const
Determine if address is in cache.
Definition: base.cc:113
virtual const std::string name() const
Definition: sim_object.hh:117
Addr pageAddress(Addr a) const
Determine the address of the page in which a lays.
Definition: base.cc:149
MemCmd cmd
The command field of the packet.
Definition: packet.hh:301
void setCache(BaseCache *_cache)
Definition: base.cc:67
unsigned getBlockSize() const
Query block size of a cache.
Definition: base.hh:482
bool onInst
Consult prefetcher on instruction accesses?
Definition: base.hh:90
Addr pageOffset(Addr a) const
Determine the page-offset of a.
Definition: base.cc:155
Derived & desc(const std::string &_desc)
Set the description and marks this stat to print at the end of simulation.
Definition: statistics.hh:287
Addr pageIthBlockAddress(Addr page, uint32_t i) const
Build the address of the i-th block inside the page.
Definition: base.cc:161
unsigned blkSize
The block size of the parent cache.
Definition: base.hh:69
bool isInvalidate() const
Definition: packet.hh:517
Miss and writeback queue declarations.
Bitfield< 0 > p
Stats::Scalar pfIssued
Definition: base.hh:120
bool samePage(Addr a, Addr b) const
Determine if addresses are on the same page.
Definition: base.cc:131
void regStats() override
Register statistics for this object.
Addr getAddr() const
Definition: packet.hh:639
Addr blockIndex(Addr a) const
Determine the address of a at block granularity.
Definition: base.cc:143

Generated on Fri Jun 9 2017 13:03:41 for gem5 by doxygen 1.8.6