My UW | UW Search

   
   

Computer Science Home Page

Home

Command-Line ModelSim Tutorial

Computing

Contact Info

Course Discussion

Course Schedule

Examinations

Grading

Handin Verification

Homework

ModelSim Tutorial

Remote Access/Forwarding

Texts & References

Verilog Cheat Sheet

Verilog Filename Checking

Verilog Filename Conventions

Verilog Rules

Verilog Rules Check

Project

  Cache Design

  Cache Module

  Test Programs

  Test Programs FAQ

CS/ECE 552 Intro to Computer Architecture Spring 2020 Section 1
Instructor Matthew D. Sinclair
URL: http://www.cs.wisc.edu/~sinclair/courses/cs552/spring2020/

Required Texts

  • David A. Patterson and John L. Hennessy,
    Computer Organization and Design: The Hardware Software Interface,
    Morgan Kaufmann Publishers, FIFTH (MIPS) Edition.
    ISBN: 9780124077263.

 
Computer Sciences | UW Home

Feedback or content questions: send email to sinclair [at] cs.wisc.edu
Technical or accessibility issues: lab@cs.wisc.edu
Copyright © 2002, 2003 The Board of Regents of the University of Wisconsin System.