gem5
 All Classes Namespaces Files Functions Variables Typedefs Enumerations Enumerator Friends Macros Groups Pages
AbstractController Member List

This is the complete list of members for AbstractController, including all inherited members.

_currPwrStateClockedObjectprotected
_paramsSimObjectprotected
AbstractController(const Params *p)AbstractController
alreadyScheduled(Tick time)Consumerinline
blockOnQueue(Addr, MessageBuffer *)AbstractController
ckptCountSerializablestatic
ckptMaxCountSerializablestatic
ckptPrevCountSerializablestatic
Clocked(ClockDomain &clk_domain)Clockedinlineprotected
Clocked(Clocked &)=deleteClockedprotected
clockEdge(Cycles cycles=Cycles(0)) const Clockedinline
ClockedObject(const ClockedObjectParams *p)ClockedObject
clockPeriod() const Clockedinline
collateStats()AbstractControllerinlinevirtual
computeStats()ClockedObject
Consumer(ClockedObject *_em)Consumerinline
curCycle() const Clockedinline
currentSection()Serializablestatic
cyclesToTicks(Cycles c) const Clockedinline
deschedule(Event &event)EventManagerinline
deschedule(Event *event)EventManagerinline
drain() overrideSimObjectinlinevirtual
Drainable()Drainableprotected
drainResume()Drainableinlineprotectedvirtual
drainState() const Drainableinline
enqueuePrefetch(const Addr &, const RubyRequestType &)AbstractControllerinlinevirtual
EventManager(EventManager &em)EventManagerinline
EventManager(EventManager *em)EventManagerinline
EventManager(EventQueue *eq)EventManagerinline
eventqEventManagerprotected
eventQueue() const EventManagerinline
find(const char *name)SimObjectstatic
frequency() const Clockedinline
functionalMemoryRead(PacketPtr)AbstractController
functionalMemoryWrite(PacketPtr)AbstractController
functionalRead(const Addr &addr, PacketPtr)=0AbstractControllerpure virtual
functionalWrite(const Addr &addr, PacketPtr)=0AbstractControllerpure virtual
functionalWriteBuffers(PacketPtr &)=0AbstractControllerpure virtual
getAccessPermission(const Addr &addr)=0AbstractControllerpure virtual
getCPUSequencer() const =0AbstractControllerpure virtual
getDelayHist()AbstractControllerinline
getDelayVCHist(uint32_t index)AbstractControllerinline
getGPUCoalescer() const =0AbstractControllerpure virtual
getMachineID() const AbstractControllerinline
getMandatoryQueue() const =0AbstractControllerpure virtual
getMasterPort(const std::string &if_name, PortID idx=InvalidPortID)AbstractControllervirtual
getMemoryQueue() const =0AbstractControllerpure virtual
getProbeManager()SimObject
getSlavePort(const std::string &if_name, PortID idx=InvalidPortID)MemObjectvirtual
getType() const AbstractControllerinline
getVersion() const AbstractControllerinline
init()AbstractControllervirtual
initNetQueues()=0AbstractControllerpure virtual
initNetworkPtr(Network *net_ptr)AbstractControllerinline
initState()SimObjectvirtual
insertScheduledWakeupTime(Tick time)Consumerinline
isBlocked(Addr) const AbstractController
isBlocked(Addr)AbstractController
loadState(CheckpointIn &cp)SimObjectvirtual
m_block_mapAbstractControllerprotected
m_buffer_sizeAbstractControllerprotected
m_clusterIDAbstractControllerprotected
m_cur_in_portAbstractControllerprotected
m_delayHistogramAbstractControllerprotected
m_delayVCHistogramAbstractControllerprotected
m_fully_busy_cyclesAbstractControllerprotected
m_in_portsAbstractControllerprotected
m_is_blockingAbstractControllerprotected
m_machineIDAbstractControllerprotected
m_masterIdAbstractControllerprotected
m_net_ptrAbstractControllerprotected
m_number_of_TBEsAbstractControllerprotected
m_recycle_latencyAbstractControllerprotected
m_transitions_per_cycleAbstractControllerprotected
m_versionAbstractControllerprotected
m_waiting_buffersAbstractControllerprotected
memInvalidate()SimObjectinlinevirtual
MemObject(const Params *params)MemObject
memoryPortAbstractControllerprotected
memWriteback()SimObjectinlinevirtual
MsgBufType typedefAbstractControllerprotected
MsgVecType typedefAbstractControllerprotected
name() const SimObjectinlinevirtual
nextCycle() const Clockedinline
notifyFork()Drainableinlinevirtual
numPwrStateTransitionsClockedObjectprotected
operator=(Clocked &)=deleteClockedprotected
Params typedefAbstractController
params() const AbstractControllerinline
print(std::ostream &out) const =0AbstractControllerpure virtual
profileMsgDelay(uint32_t virtualNetwork, Cycles delay)AbstractControllerprotected
profileRequest(const std::string &request)AbstractControllerprotected
prvEvalTickClockedObjectprotected
pwrState() const ClockedObjectinline
pwrState(Enums::PwrState)ClockedObject
pwrStateClkGateDistClockedObjectprotected
pwrStateName() const ClockedObjectinline
pwrStateResidencyTicksClockedObjectprotected
pwrStateWeights() const ClockedObject
queueMemoryRead(const MachineID &id, Addr addr, Cycles latency)AbstractController
queueMemoryWrite(const MachineID &id, Addr addr, Cycles latency, const DataBlock &block)AbstractController
queueMemoryWritePartial(const MachineID &id, Addr addr, Cycles latency, const DataBlock &block, int size)AbstractController
recordCacheTrace(int cntrl, CacheRecorder *tr)=0AbstractControllerpure virtual
recvTimingResp(PacketPtr pkt)AbstractController
regProbeListeners()SimObjectvirtual
regProbePoints()SimObjectvirtual
regStats()AbstractControllervirtual
reschedule(Event &event, Tick when, bool always=false)EventManagerinline
reschedule(Event *event, Tick when, bool always=false)EventManagerinline
resetClock() const Clockedinlineprotected
resetStats()=0AbstractControllerpure virtual
schedule(Event &event, Tick when)EventManagerinline
schedule(Event *event, Tick when)EventManagerinline
scheduleEvent(Cycles timeDelta)Consumerprotected
scheduleEventAbsolute(Tick timeAbs)Consumer
Serializable()Serializable
serialize(CheckpointOut &cp) const overrideClockedObjectvirtual
serializeAll(CheckpointOut &cp)SimObjectstatic
Serializable::serializeAll(const std::string &cpt_dir)Serializablestatic
serializeSection(CheckpointOut &cp, const char *name) const Serializable
serializeSection(CheckpointOut &cp, const std::string &name) const Serializableinline
setCurTick(Tick newVal)EventManagerinline
signalDrainDone() const Drainableinlineprotected
SimObject(const Params *_params)SimObject
stallBuffer(MessageBuffer *buf, Addr addr)AbstractControllerprotected
startup()SimObjectvirtual
storeEventInfo(int info)Consumerinlinevirtual
ticksToCycles(Tick t) const Clockedinline
unblock(Addr)AbstractController
unserialize(CheckpointIn &cp) overrideClockedObjectvirtual
unserializeGlobals(CheckpointIn &cp)Serializablestatic
unserializeSection(CheckpointIn &cp, const char *name)Serializable
unserializeSection(CheckpointIn &cp, const std::string &name)Serializableinline
updateClockPeriod() const Clockedinline
voltage() const Clockedinline
WaitingBufType typedefAbstractControllerprotected
wakeup()=0AbstractControllerpure virtual
wakeUpAllBuffers(Addr addr)AbstractControllerprotected
wakeUpAllBuffers()AbstractControllerprotected
wakeUpBuffers(Addr addr)AbstractControllerprotected
wakeupEventQueue(Tick when=(Tick)-1)EventManagerinline
~Clocked()Clockedinlineprotectedvirtual
~Consumer()Consumerinlinevirtual
~Drainable()Drainableprotectedvirtual
~Serializable()Serializablevirtual
~SimObject()SimObjectvirtual

Generated on Fri Jun 9 2017 13:04:00 for gem5 by doxygen 1.8.6