gem5
 All Classes Namespaces Files Functions Variables Typedefs Enumerations Enumerator Friends Macros Groups Pages
BaseXBar Member List

This is the complete list of members for BaseXBar, including all inherited members.

_currPwrStateClockedObjectprotected
_paramsSimObjectprotected
BaseXBar(const BaseXBarParams *p)BaseXBarprotected
calcPacketTiming(PacketPtr pkt, Tick header_delay)BaseXBarprotected
checkPortCache(Addr addr) const BaseXBarinlineprotected
ckptCountSerializablestatic
ckptMaxCountSerializablestatic
ckptPrevCountSerializablestatic
clearPortCache()BaseXBarinlineprotected
Clocked(ClockDomain &clk_domain)Clockedinlineprotected
Clocked(Clocked &)=deleteClockedprotected
clockEdge(Cycles cycles=Cycles(0)) const Clockedinline
ClockedObject(const ClockedObjectParams *p)ClockedObject
clockPeriod() const Clockedinline
computeStats()ClockedObject
curCycle() const Clockedinline
currentSection()Serializablestatic
cyclesToTicks(Cycles c) const Clockedinline
defaultPortIDBaseXBarprotected
defaultRangeBaseXBarprotected
deschedule(Event &event)EventManagerinline
deschedule(Event *event)EventManagerinline
drain() overrideSimObjectinlinevirtual
Drainable()Drainableprotected
drainResume()Drainableinlineprotectedvirtual
drainState() const Drainableinline
EventManager(EventManager &em)EventManagerinline
EventManager(EventManager *em)EventManagerinline
EventManager(EventQueue *eq)EventManagerinline
eventqEventManagerprotected
eventQueue() const EventManagerinline
find(const char *name)SimObjectstatic
findPort(Addr addr)BaseXBarprotected
forwardLatencyBaseXBarprotected
frequency() const Clockedinline
frontendLatencyBaseXBarprotected
getAddrRanges() const BaseXBarprotected
getMasterPort(const std::string &if_name, PortID idx=InvalidPortID)BaseXBarvirtual
getProbeManager()SimObject
getSlavePort(const std::string &if_name, PortID idx=InvalidPortID)BaseXBarvirtual
gotAddrRangesBaseXBarprotected
gotAllAddrRangesBaseXBarprotected
init()BaseXBarvirtual
initState()SimObjectvirtual
loadState(CheckpointIn &cp)SimObjectvirtual
masterPortsBaseXBarprotected
memInvalidate()SimObjectinlinevirtual
MemObject(const Params *params)MemObject
memWriteback()SimObjectinlinevirtual
name() const SimObjectinlinevirtual
nextCycle() const Clockedinline
notifyFork()Drainableinlinevirtual
numPwrStateTransitionsClockedObjectprotected
operator=(Clocked &)=deleteClockedprotected
params() const MemObjectinline
Params typedefMemObject
pktCountBaseXBarprotected
pktSizeBaseXBarprotected
portCacheBaseXBarprotected
portMapBaseXBarprotected
prvEvalTickClockedObjectprotected
pwrState() const ClockedObjectinline
pwrState(Enums::PwrState)ClockedObject
pwrStateClkGateDistClockedObjectprotected
pwrStateName() const ClockedObjectinline
pwrStateResidencyTicksClockedObjectprotected
pwrStateWeights() const ClockedObject
recvRangeChange(PortID master_port_id)BaseXBarprotectedvirtual
regProbeListeners()SimObjectvirtual
regProbePoints()SimObjectvirtual
regStats()BaseXBarvirtual
reschedule(Event &event, Tick when, bool always=false)EventManagerinline
reschedule(Event *event, Tick when, bool always=false)EventManagerinline
resetClock() const Clockedinlineprotected
resetStats()SimObjectvirtual
responseLatencyBaseXBarprotected
routeToBaseXBarprotected
schedule(Event &event, Tick when)EventManagerinline
schedule(Event *event, Tick when)EventManagerinline
Serializable()Serializable
serialize(CheckpointOut &cp) const overrideClockedObjectvirtual
serializeAll(CheckpointOut &cp)SimObjectstatic
Serializable::serializeAll(const std::string &cpt_dir)Serializablestatic
serializeSection(CheckpointOut &cp, const char *name) const Serializable
serializeSection(CheckpointOut &cp, const std::string &name) const Serializableinline
setCurTick(Tick newVal)EventManagerinline
signalDrainDone() const Drainableinlineprotected
SimObject(const Params *_params)SimObject
slavePortsBaseXBarprotected
startup()SimObjectvirtual
ticksToCycles(Tick t) const Clockedinline
transDistBaseXBarprotected
unserialize(CheckpointIn &cp) overrideClockedObjectvirtual
unserializeGlobals(CheckpointIn &cp)Serializablestatic
unserializeSection(CheckpointIn &cp, const char *name)Serializable
unserializeSection(CheckpointIn &cp, const std::string &name)Serializableinline
updateClockPeriod() const Clockedinline
updatePortCache(short id, const AddrRange &range)BaseXBarinlineprotected
useDefaultRangeBaseXBarprotected
voltage() const Clockedinline
wakeupEventQueue(Tick when=(Tick)-1)EventManagerinline
widthBaseXBarprotected
xbarRangesBaseXBarprotected
~BaseXBar()BaseXBarvirtual
~Clocked()Clockedinlineprotectedvirtual
~Drainable()Drainableprotectedvirtual
~Serializable()Serializablevirtual
~SimObject()SimObjectvirtual

Generated on Fri Jun 9 2017 13:04:03 for gem5 by doxygen 1.8.6