|
gem5
|
This is the complete list of members for ExecContext, including all inherited members.
| armMonitor(Addr address)=0 | ExecContext | pure virtual |
| CCReg typedef | ExecContext | |
| demapPage(Addr vaddr, uint64_t asn)=0 | ExecContext | pure virtual |
| FloatReg typedef | ExecContext | |
| FloatRegBits typedef | ExecContext | |
| getAddrMonitor()=0 | ExecContext | pure virtual |
| getEA() const =0 | ExecContext | pure virtual |
| hwrei()=0 | ExecContext | pure virtual |
| initiateMemRead(Addr addr, unsigned int size, Request::Flags flags) | ExecContext | inlinevirtual |
| IntReg typedef | ExecContext | |
| MiscReg typedef | ExecContext | |
| mwait(PacketPtr pkt)=0 | ExecContext | pure virtual |
| mwaitAtomic(ThreadContext *tc)=0 | ExecContext | pure virtual |
| PCState typedef | ExecContext | |
| pcState() const =0 | ExecContext | pure virtual |
| pcState(const PCState &val)=0 | ExecContext | pure virtual |
| readCCRegOperand(const StaticInst *si, int idx)=0 | ExecContext | pure virtual |
| readFloatRegOperand(const StaticInst *si, int idx)=0 | ExecContext | pure virtual |
| readFloatRegOperandBits(const StaticInst *si, int idx)=0 | ExecContext | pure virtual |
| readIntRegOperand(const StaticInst *si, int idx)=0 | ExecContext | pure virtual |
| readMem(Addr addr, uint8_t *data, unsigned int size, Request::Flags flags) | ExecContext | inlinevirtual |
| readMiscReg(int misc_reg)=0 | ExecContext | pure virtual |
| readMiscRegOperand(const StaticInst *si, int idx)=0 | ExecContext | pure virtual |
| readPredicate()=0 | ExecContext | pure virtual |
| readRegOtherThread(int regIdx, ThreadID tid=InvalidThreadID)=0 | ExecContext | pure virtual |
| readStCondFailures() const =0 | ExecContext | pure virtual |
| setCCRegOperand(const StaticInst *si, int idx, CCReg val)=0 | ExecContext | pure virtual |
| setEA(Addr EA)=0 | ExecContext | pure virtual |
| setFloatRegOperand(const StaticInst *si, int idx, FloatReg val)=0 | ExecContext | pure virtual |
| setFloatRegOperandBits(const StaticInst *si, int idx, FloatRegBits val)=0 | ExecContext | pure virtual |
| setIntRegOperand(const StaticInst *si, int idx, IntReg val)=0 | ExecContext | pure virtual |
| setMiscReg(int misc_reg, const MiscReg &val)=0 | ExecContext | pure virtual |
| setMiscRegOperand(const StaticInst *si, int idx, const MiscReg &val)=0 | ExecContext | pure virtual |
| setPredicate(bool val)=0 | ExecContext | pure virtual |
| setRegOtherThread(int regIdx, MiscReg val, ThreadID tid=InvalidThreadID)=0 | ExecContext | pure virtual |
| setStCondFailures(unsigned int sc_failures)=0 | ExecContext | pure virtual |
| simPalCheck(int palFunc)=0 | ExecContext | pure virtual |
| syscall(int64_t callnum, Fault *fault)=0 | ExecContext | pure virtual |
| tcBase()=0 | ExecContext | pure virtual |
| writeMem(uint8_t *data, unsigned int size, Addr addr, Request::Flags flags, uint64_t *res)=0 | ExecContext | pure virtual |