gem5
Main Page
Related Pages
Modules
Namespaces
Classes
Files
File List
File Members
All
Classes
Namespaces
Files
Functions
Variables
Typedefs
Enumerations
Enumerator
Friends
Macros
Groups
Pages
arch
null
cpu_dummy.hh
Go to the documentation of this file.
1
/*
2
* Copyright (c) 2013 ARM Limited
3
* All rights reserved
4
*
5
* The license below extends only to copyright in the software and shall
6
* not be construed as granting a license to any other intellectual
7
* property including but not limited to intellectual property relating
8
* to a hardware implementation of the functionality of the software
9
* licensed hereunder. You may use the software subject to the license
10
* terms below provided that you ensure that this notice is replicated
11
* unmodified and in its entirety in all distributions of the software,
12
* modified or unmodified, in source code or in binary form.
13
*
14
* Redistribution and use in source and binary forms, with or without
15
* modification, are permitted provided that the following conditions are
16
* met: redistributions of source code must retain the above copyright
17
* notice, this list of conditions and the following disclaimer;
18
* redistributions in binary form must reproduce the above copyright
19
* notice, this list of conditions and the following disclaimer in the
20
* documentation and/or other materials provided with the distribution;
21
* neither the name of the copyright holders nor the names of its
22
* contributors may be used to endorse or promote products derived from
23
* this software without specific prior written permission.
24
*
25
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
26
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
27
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
28
* A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
29
* OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
30
* SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
31
* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
32
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
33
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
34
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
35
* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
36
*
37
* Authors: Andreas Hansson
38
*/
39
40
#ifndef __ARCH_NULL_CPU_DUMMY_HH__
41
#define __ARCH_NULL_CPU_DUMMY_HH__
42
43
#include "
sim/core.hh
"
44
45
class
BaseCPU
46
{
47
public
:
48
static
int
numSimulatedInsts
() {
return
0; }
49
static
int
numSimulatedOps
() {
return
0; }
50
static
void
wakeup
(
ThreadID
tid) { ; }
51
};
52
53
#endif // __ARCH_NULL_CPU_DUMMY_HH__
BaseCPU::numSimulatedOps
static int numSimulatedOps()
Definition:
cpu_dummy.hh:49
BaseCPU::wakeup
static void wakeup(ThreadID tid)
Definition:
cpu_dummy.hh:50
core.hh
ThreadID
int16_t ThreadID
Thread index/ID type.
Definition:
types.hh:171
BaseCPU
Definition:
cpu_dummy.hh:45
BaseCPU::numSimulatedInsts
static int numSimulatedInsts()
Definition:
cpu_dummy.hh:48
Generated on Fri Jun 9 2017 13:03:40 for gem5 by
doxygen
1.8.6